You can clone with
How to reproduce:
Probably, the signals sent from the FPGA when reloading bitstreams confuse the PHY chip and make it enter a "broken" state. For some reason, the reset pulse which is supposedly sent immediately after the loading of the main bitstream fails to put the PHY back into a normal state. The problem goes away after a second soft system (and PHY) reset.