





SLLS505F - FEBRUARY 2002 - REVISED NOVEMBER 2003

3.3-V RS-485 TRANSCEIVERS

FEATURES

- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates[†] of 1 Mbps, 10 Mbps and 25 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short Circuit Protection From –7 V to 12 V
- Low-Current Standby Mode . . . 1 μA Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint


APPLICATIONS


- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks

DESCRIPTION

The SN65HVD10. SN75HVD10, SN65HVD11. SN75HVD11, SN65HVD12, and SN75HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Very low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{\rm CC}=0$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

01011411110 0475		_	PACKAGE		
SIGNALING RATE	UNIT LOADS	TA	SOIC(1)	PDIP	SOIC MARKING
25 Mbps	1/2		SN65HVD10D	SN65HVD10P	VP10
10 Mbps	1/8	-40°C to 85°C	SN65HVD11D	SN65HVD11P	VP11
1 Mbps	1/8		SN65HVD12D	SN65HVD12P	VP12
25 Mbps	1/2		SN75HVD10D	SN75HVD10P	VN10
10 Mbps	1/8	−0°C to 70°C	SN75HVD11D	SN75HVD11P	VN11
1 Mbps	1/8		SN75HVD12D	SN75HVD12P	VN12
25 Mbps	1/2	4000 1- 40500	SN65HVD10QD	SN65HVD10QP	VP10Q
10 Mbps	1/8	-40°C to 125°C	SN65HVD11QD	SN65HVD11QP	VP11Q

⁽¹⁾ The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN75HVD11DR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1) (2)

			SN65HVD10, SN75HVD10 SN65HVD11, SN75HVD11 SN65HVD12, SN75HVD12
Supply voltage range, V _{CC}			−0.3 V to 6 V
Voltage range at A or B			−9 V to 14 V
Input voltage range at D, DE,	R or RE		-0.5 V to V _{CC} + 0.5 V
Voltage input range, transient pulse, A and B, through 100 Ω (see Figure 11)			–50 V to 50 V
		A, B and GND	16 kV
Electrostatic discharge	Human body model(3)	All pins	4 kV
	Charged-device model ⁽⁴⁾	All pins Charge	1 kV
Continuous total power dissip	ation	<u>.</u>	See Dissipation Rating Table
Junction temperature, T _J			170°C
Storage temperature range, T _{Stq}			−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

17101010		1101111100			
PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D(2)	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D(3)	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
Р	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.

⁽²⁾ Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

⁽³⁾ Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3		3.6	V
Voltage at any bus terminal (separately or common mode) V _I or V _{IC}		_7(1)		12	V
High-level input voltage, V _{IH}	D, DE, RE	2		VCC	V
Low-level input voltage, V _{IL}	D, DE, RE	0		0.8	V
Differential input voltage, V _{ID} (see Figure 7)		-12		12	V
	Driver	-60			
High-level output current, IOH	Receiver	-8			mA
	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Differential load resistance, RL		54	60		Ω
Differential load capacitance, C _L			50		pF
	HVD10			25	
Signaling rate	HVD11			10	Mbps
	HVD12			1	
Junction temperature, T _J (2)				145	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.


DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP(1)	MAX	UNIT	
VIK	Input clamp voltage		I _I = -18 mA		-1.5			V
			IO = 0		2		VCC	
IVODI	Differential output voltage(2)		$R_L = 54 \Omega$, See	Figure 1	1.5			V
			$V_{test} = -7 \text{ V to}$	12 V, See Figure 2	1.5			
Δ V _{OD}	Change in magnitude of differential output voltage	ut	See Figure 1 an	nd Figure 2	-0.2		0.2	V
VOC(PP)	Peak-to-peak common-mode output volt	age				400		mV
VOC(SS)	Steady-state common-mode output volta	age	See Figure 3		1.4		2.5	V
ΔV _{OC} (SS)	Change in steady-state common-mode of voltage	output	- See Figure 3		-0.05		0.05	V
loz	High-impedance output current		See receiver inp	out currents				
1.	land to a summer	D			-100		0	^
lı	Input current	DE]		0		100	μΑ
los	Short-circuit output current		-7 V ≤ V _O ≤ 12	V	-250		250	mA
C _(OD)	Differential output capacitance		$V_{OD} = 0.4 \sin (40)$	4E6πt) + 0.5 V, DE at 0 V		16		pF
			RE at V _{CC} , D & DE at V _{CC} , No load	Receiver disabled and driver enabled		9	15.5	mA
ICC	Supply current		RE at V _{CC} , D at V _{CC} , DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μΑ
			RE at 0 V, D & DE at V _{CC} , No load	Receiver enabled and driver enabled		9	15.5	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply. (2) For $T_A > 85$ °C, V_{CC} is ± 5 %.

⁽²⁾ See thermal characteristics table for information regarding this specification.





DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
		HVD10		5	8.5	16	
^t PLH	Propagation delay time, low-to-high-level output	HVD11		18	25	40	ns
		HVD12		135	200	300	
		HVD10		5	8.5	16	
^t PHL	Propagation delay time, high-to-low-level output	HVD11		18	25	40	ns
		HVD12		135	200	300	
		HVD10	<u> </u>	3	4.5	10	
t _r	Differential output signal rise time	HVD11	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 4	10	20	30	ns
		HVD12	- See rigule 4	100	170	300	
		HVD10		3	4.5	10	
tf	Differential output signal fall time	HVD11		10	20	30	ns
		HVD12		100	170	300	
		HVD10				1.5	
tsk(p)	Pulse skew (tpHL - tpLH)	HVD11	-			2.5	ns
J. (P)	V. 1.1.	HVD12	-			7	
		HVD10				6	
t _{sk(pp)} (2)	Part-to-part skew	HVD11	-			11	ns
o(pp)	·	HVD12	-			100	
		HVD10				31	
^t PZH	Propagation delay time, high-impedance-to-high-level output	HVD11	-			55	ns
	nign-impedance-to-nign-lever output	HVD12	$R_L = 110 \Omega$, \overline{RE} at 0 V,			300	1
		HVD10	See Figure 5			25	
t _{PHZ}	Propagation delay time,	HVD11	-			55	ns
	high-level-to-high-impedance output	HVD12	-			300	
		HVD10				26	
^t PZL	Propagation delay time,	HVD11				55	ns
	high-impedance-to-low-level output	HVD12	$R_{\parallel} = 110 \Omega, \overline{RE} \text{ at 0 V},$			300	
		HVD10	See Figure 6			26	
t _{PLZ}	Propagation delay time,		1			75	ns
	low-level-to-high-impedance output	HVD12	1			400	
^t PZH	Propagation delay time, standby-to-high-level output	ut	R_L = 110 Ω, \overline{RE} at 3 V, See Figure 5			6	μs
^t PZL	Propagation delay time, standby-to-low-level output	t	R_L = 110 Ω, \overline{RE} at 3 V, See Figure 6			6	μs

 ⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.
 (2) t_{Sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.




RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	Т	TEST CONDITIONS			TYP(1)	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$					-0.01	
V _{IT} _	Negative-going input threshold voltage	I _O = 8 mA			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})					35		mV
VIK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$			-1.5			V
VOH	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA},$	See Figure 7	2.4			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA,	See Figure 7			0.4	V
loz	High-impedance-state output current	VO = 0 or VCC	RE at V _{CC}		-1		1	μΑ
		V_A or $V_B = 12 V$				0.05	0.11	
		V_A or $V_B = 12 V$,	VCC = 0 V	HVD11, HVD12,		0.06	0.13	A
		V_A or $V_B = -7 V$		Other input at 0 V	-0.1	-0.05		mA
١.	Dura in most assessed	V_A or $V_B = -7 V$,	VCC = 0 V		-0.05	-0.04		
I _I	Bus input current	V_A or $V_B = 12 V$				0.2	0.5	
		V_A or $V_B = 12 V$,	VCC = 0 V	HVD10,		0.25	0.5	A
		V_A or $V_B = -7 V$		Other input at 0 V	-0.4	-0.2		mA
		V_A or $V_B = -7 V$,	VCC = 0 V		-0.4	-0.15		
lіН	High-level input current, RE	V _{IH} = 2 V			-30		0	μΑ
IIL	Low-level input current, RE	V _{IL} = 0.8 V			-30		0	μΑ
C _{ID}	Differential input capacitance	V _{ID} = 0.4 sin (4E6	iπt) + 0.5 V, DE	at 0 V		15		pF
		RE at 0 V, D & DE at 0 V, No load	Receiver enable	ed and driver		4	8	mA
Icc	Supply current	RE at V _{CC} , D at V _{CC} , DE at 0 V, No load	Receiver disable disabled (stand			1	5	μΑ
		RE at 0 V, D & DE at V _{CC} , No load	Receiver enable	ed and driver		9	15.5	mA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.





RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	HVD10		12.5	20	25	
^t PHL	Propagation delay time, high-to-low-level output	HVD10		12.5	20	25	ns
tPLH	Propagation delay time, low-to-high-level output	HVD11 HVD12		30	55	70	ns
tPHL	Propagation delay time, high-to-low-level output	HVD11 HVD12	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V,}$ $C_{L} = 15 \text{ pF, See Figure 8}$	30	55	70	ns
		HVD10				1.5	
^t sk(p)	Pulse skew (tpHL - tpLH)	HVD11	_			4	ns
(1)		HVD12				4	
		HVD10				8	
t _{sk(pp)} (2)	Part-to-part skew	HVD11				15	ns
,		HVD12				15	
t _r	Output signal rise time		O. 45 nF. Coo Firme 0	1	2	5	
t _f	Output signal fall time		C _L = 15 pF, See Figure 8	1	2	5	ns
t _{PZH} (1)	Output enable time to high level					15	
t _{PZL} (1)	Output enable time to low level		C _L = 15 pF, DE at 3 V,			15	
^t PHZ	Output disable time from high level		See Figure 9			20	ns
^t PLZ]			15	
t _{PZH} (2)	Propagation delay time, standby-to-high-level outp	out	C _L = 15 pF, DE at 0,			6	
t _{PZL} (2)	Propagation delay time, standby-to-low-level outpo	ut	See Figure 10			6	μs

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted(1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNITS
	lunction to explicat the areal resistance (2)	High–K board ⁽³⁾ , No airflow	D pkg		121		0000
θ_{JA}	Junction-to-ambient thermal resistance(2)	No airflow ⁽⁴⁾	P pkg		93		°C/W
	handler to be and the construction	High-K board	D pkg		67		°C/W
θЈВ	Junction-to-board thermal resistance	See Note (4)	P pkg		57		°C/W
_			D pkg		41		00.004
θJC	Junction-to-case thermal resistance		P pkg		55		°C/W
		R _L = 60Ω, C _L = 50 pF,	HVD10 (25 Mbps)		198	233	mW
PD	Device power dissipation	DE at V _{CC} RE at 0 V, Input to D a 50% duty cycle square	HVD11 (10 Mbps)		141	176	mW
		wave at indicated signaling rate	HVD12 (500 kbps)		133	161	mW
_	A sobject of town out we	High-K board, No airflow	D pkg	-40		116	00
TA	Ambient air temperature	No airflow ⁽⁴⁾	P pkg	-40		123	°C
T _{JSD}	Thermal shutdown junction temperature			·	165		°C

⁽¹⁾ See *Application Information* section for an explanation of these parameters.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽²⁾ The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

⁽³⁾ JSD51–7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

⁽⁴⁾ JESD51–10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V_{OD} Test Circuit and Voltage and Current Definitions

Figure 2. Driver V_{OD} With Common-Mode Loading Test Circuit




Input: PRR = 500 kHz, 50% Duty Cycle, t_{Γ} <6ns, t_{f} <6ns, Z_{O} = 50 Ω

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_0 = 50 Ω


Figure 4. Driver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_0 = 50 Ω

Figure 5. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms





Generator: PRR = 500 kHz, 50% Duty Cycle, t_{f} <6 ns, t_{f} <6 ns, Z_{o} = 50 Ω

Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms





Figure 7. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle, t_{r} <6 ns, t_{f} <6 ns, Z_{o} = 50 Ω






Figure 8. Receiver Switching Test Circuit and Voltage Waveforms





STRUMENTS

www.ti.com

Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_O = 50 Ω





Figure 9. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled





Generator: PRR = 100 kHz, 50% Duty Cycle, t_{Γ} <6 ns, t_{f} <6 ns, Z_{O} = 50 Ω





Figure 10. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Test Circuit, Transient Over Voltage Test



Function Tables

DRIVER

INPUT	ENABLE	OUTPUTS	
D	DE	A B	
Н	Н	Н	L
L	Н	L H	
X	L	Z	Z
Open	Н	Н	L

RECEIVER


DIFFERENTIAL INPUTS	ENABLE	OUTPUT
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≤ -0.2 V	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
-0.01 V ≤ V _{ID}	L	Н
X	Н	Z
Open Circuit	L	Н
Short Circuit	L	Н

H = high level; L = low level; Z = high impedance; X = irrelevant;


^{? =} indeterminate



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





	R1/R2	R3
SN65HVD10	9 k Ω	45 k Ω
SN65HVD11	36 k Ω	180 k Ω
SN65HVD12	36 k Ω	180 k Ω







TYPICAL CHARACTERISTICS








HVD12




HVD10

BUS INPUT CURRENT







HIGH-LEVEL OUTPUT CURRENT vs DRIVER HIGH-LEVEL OUTPUT VOLTAGE




Figure 17

LOW-LEVEL OUTPUT CURRENT vs

DRIVER LOW-LEVEL OUTPUT VOLTAGE




Figure 18

DRIVER DIFFERENTIAL OUTPUT vs





Figure 19





TYPICAL CHARACTERISTICS

DRIVER OUTPUT CURRENT vs





Figure 20



APPLICATION INFORMATION



Device	Number of Devices on Bus	
HVD10	64	
HVD11	256	
HVD12	256	

NOTE: The line should be terminated at both ends with its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.




Figure 21. Typical Application Circuit

Figure 22. HVD12 Input and Output Through 2000 Feet of Cable

An example application for the HVD12 is illustrated in Figure 21. Two HVD12 transceivers are used to communicate data through a 2000 foot (600 m) length of Commscope 5524 category 5e+ twisted pair cable. The

bus is terminated at each end by a 100- Ω resistor, matching the cable characteristic impedance. Figure 22 illustrates operation at a signaling rate of 250 kbps.



THERMAL CHARACTERISTICS OF IC PACKAGES

 θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 θ_{JA} is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

 θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

 θ_{JB} (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

 θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 23).




Figure 23. Thermal Resistance

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to $http://www.ti.com/sc/docs/package/pkg_info.htm$

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated