Permalink
Browse files

softusb: interrrupt support for navre

Signed-off-by: Michael Walle <michael@walle.cc>
  • Loading branch information...
1 parent c7ace9a commit 95a82041432f573319c9fa7fc57b0ac15243948f @mwalle mwalle committed with sbourdeauducq Jun 3, 2012
@@ -99,6 +99,8 @@ softusb_navre #(
.io_do(io_do),
.io_di(io_di),
+ .irq(8'b0),
+
.dbg_pc()
);
@@ -51,7 +51,7 @@ def setup(self):
def analyze_results(self):
# check that correct SREG bit is cleared
self.reg_changed.append(Reg.SREG)
- expect = 0x7f & ~(1 << self.bit)
+ expect = 0xff & ~(1 << self.bit)
got = self.anal_regs[Reg.SREG]
if expect != got:
self.fail('SREG bit %d not set: expect=%02x, got=%02x' % (self.bit, expect, got))
@@ -55,7 +55,7 @@ def analyze_results(self):
# check that register value is correct
if self.T == 0:
- expect = 0x7f & ~(1 << SREG.T)
+ expect = 0xff & ~(1 << SREG.T)
else:
expect = (1 << SREG.T)
@@ -72,7 +72,7 @@ def analyze_results(self):
expect, got ))
# check no SREG flag changed
- expect = 0x00
+ expect =0x1 << SREG.I
got = self.anal_regs[Reg.SREG]
if got != expect:
@@ -185,6 +185,8 @@ softusb_navre #(
.io_do(io_dw),
.io_di(io_dr_sie|io_dr_timer),
+ .irq(8'b0),
+
.dbg_pc(dbg_pc)
);
Oops, something went wrong.

0 comments on commit 95a8204

Please sign in to comment.