Skip to content
This repository

HTTPS clone URL

Subversion checkout URL

You can clone with HTTPS or Subversion.

Download ZIP
Browse code

build.py: use implicit get_fragment

  • Loading branch information...
commit 1e7783a41e0a6639094967432e5c34d1ddc9e17a 1 parent a23df42
Sébastien Bourdeauducq authored March 12, 2013

Showing 1 changed file with 1 addition and 1 deletion. Show diff stats Hide diff stats

  1. 2  build.py
2  build.py
@@ -58,7 +58,7 @@ def main():
58 58
 		"jtag_tap_spartan6.v", "lm32_itlb.v", "lm32_dtlb.v")
59 59
 	plat.add_sources(os.path.join("verilog", "lm32"), "lm32_config.v")
60 60
 	
61  
-	plat.build_cmdline(soc.get_fragment(), clock_domains=soc.crg.get_clock_domains())
  61
+	plat.build_cmdline(soc, clock_domains=soc.crg.get_clock_domains())
62 62
 
63 63
 if __name__ == "__main__":
64 64
 	main()

0 notes on commit 1e7783a

Please sign in to comment.
Something went wrong with that request. Please try again.