Browse files

Remove explicit bus names

  • Loading branch information...
1 parent 28f00c3 commit 8a2646a54950248cfe28376ae06cb47f9053e77a @sbourdeauducq sbourdeauducq committed Jan 27, 2012
Showing with 4 additions and 4 deletions.
  1. +2 −2 milkymist/lm32/__init__.py
  2. +1 −1 milkymist/norflash/__init__.py
  3. +1 −1 milkymist/sram/__init__.py
View
4 milkymist/lm32/__init__.py
@@ -3,8 +3,8 @@
class LM32:
def __init__(self):
- self.ibus = i = wishbone.Master("lm32i")
- self.dbus = d = wishbone.Master("lm32d")
+ self.ibus = i = wishbone.Master()
+ self.dbus = d = wishbone.Master()
self.interrupt = Signal(BV(32))
self.ext_break = Signal()
self._inst = Instance("lm32_top",
View
2 milkymist/norflash/__init__.py
@@ -4,7 +4,7 @@
class NorFlash:
def __init__(self, adr_width, rd_timing):
- self.bus = wishbone.Slave("norflash")
+ self.bus = wishbone.Slave()
self.adr = Signal(BV(adr_width-1))
self.d = Signal(BV(16))
self.oe_n = Signal()
View
2 milkymist/sram/__init__.py
@@ -3,7 +3,7 @@
class SRAM:
def __init__(self, depth):
- self.bus = wishbone.Slave("sram")
+ self.bus = wishbone.Slave()
self.depth = depth
def get_fragment(self):

0 comments on commit 8a2646a

Please sign in to comment.