Skip to content

HTTPS clone URL

Subversion checkout URL

You can clone with HTTPS or Subversion.

Download ZIP
  • 2 commits
  • 5 files changed
  • 0 commit comments
  • 1 contributor
Commits on May 11, 2013
Sébastien Bourdeauducq sbourdeauducq cleanup e35315b
Commits on May 12, 2013
Sébastien Bourdeauducq sbourdeauducq First video mixing working (hacky) 534dec6
4 .gitignore
View
@@ -10,3 +10,7 @@ tools/flterm
tools/mkmmimg
tools/byteswap
software/include/hw/csr.h
+software/videomixer/dvisampler0.c
+software/videomixer/dvisampler0.h
+software/videomixer/dvisampler1.c
+software/videomixer/dvisampler1.h
2  milkymist/dvisampler/analysis.py
View
@@ -136,7 +136,7 @@ def __init__(self):
vsync_r.eq(self.vsync)
]
- fifo = AsyncFIFO(layout_len(frame_layout), 256)
+ fifo = AsyncFIFO(layout_len(frame_layout), 512)
self.add_submodule(fifo, {"write": "pix", "read": "sys"})
self.comb += [
fifo.we.eq(fifo_stb),
1  milkymist/framebuffer/__init__.py
View
@@ -127,4 +127,3 @@ def __init__(self, pads, *asmiports, blender_latency=4):
pads.b.eq(fifo.vga_b),
pads.psave_n.eq(1)
]
-
2  milkymist/framebuffer/lib.py
View
@@ -129,7 +129,7 @@ def __init__(self):
###
data_width = 2+2*3*bpc_dac
- fifo = AsyncFIFO(data_width, 256)
+ fifo = AsyncFIFO(data_width, 512)
self.add_submodule(fifo, {"write": "sys", "read": "vga"})
fifo_in = self.dac.payload
fifo_out = Record(dac_layout)
10 top.py
View
@@ -13,7 +13,7 @@
version = get_macros("common/version.h")["VERSION"][1:-1]
-clk_freq = (83 + Fraction(1, 3))*1000000
+clk_freq = (62 + Fraction(1, 2))*1000000
sram_size = 4096 # in bytes
l2_size = 8192 # in bytes
@@ -93,10 +93,10 @@ def __init__(self, platform):
#
self.submodules.asmicon = asmicon.ASMIcon(sdram_phy, sdram_geom, sdram_timing)
asmiport_wb = self.asmicon.hub.get_port()
- asmiport_fb0 = self.asmicon.hub.get_port(2)
- asmiport_fb1 = self.asmicon.hub.get_port(2)
- asmiport_dvi0 = self.asmicon.hub.get_port(2)
- asmiport_dvi1 = self.asmicon.hub.get_port(2)
+ asmiport_fb0 = self.asmicon.hub.get_port(4)
+ asmiport_fb1 = self.asmicon.hub.get_port(4)
+ asmiport_dvi0 = self.asmicon.hub.get_port(4)
+ asmiport_dvi1 = self.asmicon.hub.get_port(4)
self.asmicon.finalize()
#

No commit comments for this range

Something went wrong with that request. Please try again.