Skip to content
This repository

HTTPS clone URL

Subversion checkout URL

You can clone with HTTPS or Subversion.

Download ZIP
  • 2 commits
  • 5 files changed
  • 0 comments
  • 1 contributor
4  .gitignore
@@ -10,3 +10,7 @@ tools/flterm
10 10
 tools/mkmmimg
11 11
 tools/byteswap
12 12
 software/include/hw/csr.h
  13
+software/videomixer/dvisampler0.c
  14
+software/videomixer/dvisampler0.h
  15
+software/videomixer/dvisampler1.c
  16
+software/videomixer/dvisampler1.h
2  milkymist/dvisampler/analysis.py
@@ -136,7 +136,7 @@ def __init__(self):
136 136
 			vsync_r.eq(self.vsync)
137 137
 		]
138 138
 
139  
-		fifo = AsyncFIFO(layout_len(frame_layout), 256)
  139
+		fifo = AsyncFIFO(layout_len(frame_layout), 512)
140 140
 		self.add_submodule(fifo, {"write": "pix", "read": "sys"})
141 141
 		self.comb += [
142 142
 			fifo.we.eq(fifo_stb),
1  milkymist/framebuffer/__init__.py
@@ -127,4 +127,3 @@ def __init__(self, pads, *asmiports, blender_latency=4):
127 127
 			pads.b.eq(fifo.vga_b),
128 128
 			pads.psave_n.eq(1)
129 129
 		]
130  
-	
2  milkymist/framebuffer/lib.py
@@ -129,7 +129,7 @@ def __init__(self):
129 129
 		###
130 130
 
131 131
 		data_width = 2+2*3*bpc_dac
132  
-		fifo = AsyncFIFO(data_width, 256)
  132
+		fifo = AsyncFIFO(data_width, 512)
133 133
 		self.add_submodule(fifo, {"write": "sys", "read": "vga"})
134 134
 		fifo_in = self.dac.payload
135 135
 		fifo_out = Record(dac_layout)
10  top.py
@@ -13,7 +13,7 @@
13 13
 
14 14
 version = get_macros("common/version.h")["VERSION"][1:-1]
15 15
 
16  
-clk_freq = (83 + Fraction(1, 3))*1000000
  16
+clk_freq = (62 + Fraction(1, 2))*1000000
17 17
 sram_size = 4096 # in bytes
18 18
 l2_size = 8192 # in bytes
19 19
 
@@ -93,10 +93,10 @@ def __init__(self, platform):
93 93
 		#
94 94
 		self.submodules.asmicon = asmicon.ASMIcon(sdram_phy, sdram_geom, sdram_timing)
95 95
 		asmiport_wb = self.asmicon.hub.get_port()
96  
-		asmiport_fb0 = self.asmicon.hub.get_port(2)
97  
-		asmiport_fb1 = self.asmicon.hub.get_port(2)
98  
-		asmiport_dvi0 = self.asmicon.hub.get_port(2)
99  
-		asmiport_dvi1 = self.asmicon.hub.get_port(2)
  96
+		asmiport_fb0 = self.asmicon.hub.get_port(4)
  97
+		asmiport_fb1 = self.asmicon.hub.get_port(4)
  98
+		asmiport_dvi0 = self.asmicon.hub.get_port(4)
  99
+		asmiport_dvi1 = self.asmicon.hub.get_port(4)
100 100
 		self.asmicon.finalize()
101 101
 		
102 102
 		#

No commit comments for this range

Something went wrong with that request. Please try again.