







v1.0(11.2017)





Document version:	Preliminary
Issue Date:	March 1, 2018
Written by:	Filip Świtakowski
Approved by:	Greg Kasprowicz
Document title:	SAYMA AMC- specification





Todo list

New Figure: add photo of Sayma_AMC attached to Sayma_RTM sitting on bench so
how they're connected is clear
not sure if it should be here? only in RTM doc?
TBD Can MMC readout Exar debug information?
TBD voltage noise
TBD
mathrm problem $\ldots \ldots \ldots$





Contents

1	Glossary	5
2	uTCA.4 Overview	9
3	uTCA parts and suppliers	11
4	Schematic / Layout Viewer	11
5	Sayma 5.1 Features	12 12 12 13
6	Product view	15
7	Routing	17
8	Clocking	21
9	Front panel and headers 9.1 Headers pinout	22 25 28 30
10	FMC	31
11	USB-UART 11.1 USB console switch	33 33 33
12	JTAG	3 4
13	Power 13.1 Power supply	36 36 37 37 39
14	MMC14.1 MMC steps during booting14.2 Bootstraping14.3 Exar debugging14.4 PHY debugging14.5 Ethernet14.6 OpenMMC	41 41 42 42 43 43 43





15	Housekeeping Signals 15.1 sensors	44 44 44
16	Signal tables	45
17	Factory acceptance testing	49
A	Total table of sugnals	50
В	Gateware configurations B.0.1 Sayma SAWG data rate constraints	72 76





1 Glossary

AFE Analogue front-end.

AMC Module or Modul An AMC Module is a mezzanine or modular add-on card that extends the functionality of a Carrier Board. The term is also used to generically refer to the different varieties of Multi-Width and Multi-Height Modules.

BaseMod Base-band input/output mezzanine.

- **COTS** Commercial off-the-shelf. Product which is designed and can be easily purchased.
- **EEM** Eurocard Extension Module is a Sinara standard for low-cost, low-bandwidth peripherals that are controlled by ARTIQ DRTIO.
- Fat Pipes Ports 4 though 11 of the AMC Connector constitute the Fat Pipes Region. This Region of Ports is intended for the assignment of multiple Lane interfaces, also called "fat pipes". Fat Pipe 1 [Ports 4-7], Fat Pipe [Ports 8-11].

 ${\bf FMC}\,$ FPGA Mezzanine Card

- **HEPP** High Energy Physics. ???
- Hot Swap To remove a component (e.g., an AMC Module) from a system (e.g., an AMC Carrier AdvancedTCA Board) and plug in a new one while the power is still on and the system is still operating.
- **IPMB** ntelligent Platform Management Bus. The lowest level hardware management bus as described in the Intelligent Platform Management Bus Communications Protocol Specification.
- Management Power or MP The 3.3V power for a Module's Management function, individually provided to each Slot by the Carrier
- **MGT** Multi-Gigabit Transceiver.
- **MixMod** An up-converting mezzanine, using an analogue IQ mixer to mix the input and output RF signals with a LO supplied by Sayma.
- **MMC** Module Management Controller. The MMC is the required intelligent controller that manages the Module and is interfaced to the Carrier via IPMB-Local.
- **RFBP** RF Backplane.
- **RTM** Rear Transition Module.
- Sayma Smart Arbitrary Waveform Generator, providing 8 channels of 1.2 GSPS 16-bit DACs (2.4 GHz DAC clock) and 125 MSPS 16-bit ADCs. It consists of an AMC, providing the high-speed digital logic, and a RTM, holding the data converters and analog components.
- Sianra Open-source hardware ecosystem originally designed for use in quantum physics experiments running the ARTIQ control software. It is licensed under CERN OHL v1.2.





uTCA Micro Telecommunications Computing Architecture. MicroTCA is a modular, open standard for building high performance computer systems in a small form factor.





Introduction to ARTIQ Sinara

Sinara is an open-source hardware ecosystem originally designed for use in quantum physics experiments running the ARTIQ control software. It is licensed under CERN OHL v1.2.

Control electronics used in many trapped-ion and other quantum physics experiments suffers from a number of problems. In general, an ad-hoc solution is hastily put together in-house without enough consideration about good design, reproducibility, testing and documentation. This makes those systems unreliable, fragile, and difficult to use and maintain. It also duplicates work in different laboratories. In addition, the performance and features of the existing systems (e.g. regarding pulse shaping abilities) is becoming insufficient for some experiments.

To alleviate those problems, Sinara aims to be:

- high-quality
- simple to use and "turn-key"
- reproducible and open
- flexible and modular
- well tested
- well supported by the ARTIQ control software

Sinara is currently developed by a collaboration including M-Labs, Warsaw University of Technology (WUT), US Army Research Laboratory (ARL), the University of Oxford, the University of Maryland and NIST. The majority of the hardware was designed by WUT. The work was funded by ARL, Duke University, the University of Oxford, and the University of Freiburg.

Following the ARTIQ model, an experiment consists of a core device (master) – typically either a Metlino or Kasli – controlling multiple slave devices in real time using ARTIQ's distributed real-time IO (DRTIO) protocol. DRTIO provides both gigabit communication links and time distribution over copper cable or optical fibres. It synchronises all device clocks, ensuring they have deterministic phase relationships, and enables nanosecond timing resolution for input and output events across all devices in the experiment. More detailed information about communication between devices and time distribution inside Sinara can be found here.

Sinara uses two main form factors for hardware requiring real-time control: microTCA (uTCA) and Eurocard Extension Modules (EEM). Non real-time hardware is typically connected to the host PC using ethernet.

MicroTCA (uTCA) is Sinara's preferred form factor for high performance hardware with high-speed data converters requiring deterministic phase control, such as the *Sayma* Smart Arbitrary Waveform Generator (SAWG). Information about uTCA hardware, including a





list of parts needed to build a Sinara uTCA crate can be found here.

EEMs provide a lower cost, simpler platform than uTCA for hardware that requires real-time control, but not bandwidth or complexity of uTCA hardware.

Extension modules connect to a carrier, such as Kasli or the VHDCI carrier, which provides power and DRTIO. They are designed to be mounted either in stand-alone enclosures, or in a rack with a carrier, and connect to the carrier via ribbon cable. More details about the extension module standard can be found here.

uTCA hardware interfaces with the extension modules either directly, using a VHDCI carrier, or indirectly, using a Kasli DRTIO slave.





2 uTCA.4 Overview

MicroTCA (uTCA) is Sinara's preferred form-factor for hardware with high-speed data converters requiring deterministic phase control, such as the *Sayma* 2.4 GSPS smart arbitrary waveform generator (SAWG).

uTCA is a modular, open standard originally developed by the telecommunications industry. It allows a single rack master – the Micro TCA Carrier Hub (MCH) – to control multiple slave boards, known as Advanced Mezzanine Cards (AMCs) via a high-speed digital backplane. uTCA chassis and backplanes are available commercially of the shelf (COTS).

We make use one of the most recent extension to the uTCA standard, uTCA.4. Originating in the high-energy and particle physics (HEPP) community, uTCA.4 introduces reartransition modules (RTMs) along with a second backplane for low-noise RF signals (RFBP). Each RTM connects to an AMC (one RTM per AMC). Typically, the AMCs hold FPGAs and other high-speed digital hardware, communicating with the MCH via gigabit serial links over the AMC backplane. The RTMs hold data converters and other low-noise analog components, controlled by the corresponding AMC. The RFBP provides low-noise clocks and local oscillators (LOs). The RTMs and RFBP are screened from the AMCs to minimise interference from the high-speed digital logic.



Figure 1: Micro TCA chassis with 3 Sayma AMC modules inserted

New Figure: add photo of Sayma_AMC attached to Sayma_RTM sitting on bench so how they're connected is clear.

(above) Micro TCA chassis with 3 Sayma AMC modules inserted.

Micro TCA chassis with 4 RTM modules inserted. One of them with 4 BaseMod AFE mezzanines installed.



Figure 2: Micro TCA chassis with 4 RTM modules inserted. One of them has 4 BaseMod AFE mezzanines installed.





RF BP datasheet

3 uTCA parts and suppliers

- NAT AC 600D, qty 1
- NAT MCH-Basic v3.5, mid-size front panel, qty 1
- NAT Native-R5, qty 1

4 Schematic / Layout Viewer

Hardware was designed under Mentor Graphics Xpedition Enterprise and Altium Designer CAD tools. Project resources are in two separate folders:

- ARTIQ_EE folder is for designs made with the Mentor Graphics Xpedition Enterprise CAD tool.
- ARTIQ_ALTIUM folder is for designs made with Altium Designer CAD tool.

Read-only access to PCB schematics and layout designs is possible using free tools. Mentor has a free tool called visECAD Viewer. Altium has a free tool called Altium Designer viewer





5 Sayma

Sayma is a hardware that supports M-Lab's Smart Arbitrary Waveform Generator(SAWG) gateware. Provide 8 channels of 1.2 GSPS 16-bit DACs (2.4 GHz DAC clock) and 125 MSPS 16-bit ADCs. It consists of an AMC, providing the high-speed digital logic, and a RTM, holding the data converters and analog components.

The design files are located in ARTIQ_EE/PCB_Sayma_AMC and AR-TIQ_EE/PCB_Sayma_RTM and, the AMC schematic is here and the RTM schematic is here. The PCBs are double width, mid height AMC module. Sayma AMC

5.1 Features

- May be used in a uTCA rack or stand-alone operation with fibre-based DRTIO link
- Analog input and output front-ends provided by plug-in AFE modules (eg BaseMod) for maximum flexibility.
- Extremely flexible clocking options
- Flexible feedback to SAWG parameters planned. Specification here.

5.2 Key AMC Components

Programmable resources:

- Xilinx Kintex UltraScale XCKU040-1FFVA-1156C FPGA 20 I/O, 530K Logic Cells
 - speed grade: -1
 - 20 GTH transceivers (Max Preformance 16.3 Gb/s)
- MMC: LPC17762984

Memory:

- 512Mb DDR3 SDRAM (32-bit interface), 800MHz (clock)
- 1Gb DDR3 SDRAM (64-bit interface), 800MHz (clock)
- SPI Flash for FPGA configuration. Accessible by MMC
- SPI Flash for user data storage
- EEPROM with MAC and unique ID

Connectivity:

- 1 high pin count (HPC) FMC slot for single width mezzanine card
- Micro-USB UART connected to FPGA or MMC
- Stand-alone 12V power connector





- MGT (Multi-Gigabit Transceiver) connected to:
 - RTM x16
 - Fat_Pipe1 x2
 - SFP x2
- Port 0 possibility connected to SATA
- RTM connector compatible with Sayma RTM module

Supply:

- Monitoring of voltage and Power supply for RTM 12V and FMC 12V
- FMC VADJ fixed to 1V8
- Monitoring current of all FMC buses
- Stand-alone power connectore

Clocking:

- Clock recovery Si5324 is a precision clock multiplier and jitter attenuator
- UFL CLK input
- SMA CLK output

Other:

- Temperature, voltage and current monitoring for critical power buses
- Temperature monitoring: FMC1, supply, FPGA core, DDR memory
- JTAG multiplexer (SCANSTA) for FMC access, local JTAG port and remote debug/Chipscope via Ethernet

5.3 Key RTM Components

not sure if it should be here? only in RTM doc?

- DAC: AD9154 4-channel high-speed data converter
 - data rate is 1.2 GS/s at 16-bit
 - clock is up to 2.4 GHz (1x, 2x, 4x and 8x interpolating modes)
 - supports mix-mode to emphasize power in 3rd Nyquist Zone
 - interface is 8-lane JESD204B (subclass 1)
 - $-\,$ power consumption is 2.11 W





- -each Sayma has 2 AD
9154
- ADC: AD9656 is a 4-channel high-speed digitizer
 - data rate is 125 MS/s at 16-bit
 - clock is up to 125 MHz
 - $-~650~\mathrm{MHz}$ analog bandwidth
 - interface is 8-lane, 8 Gb/s per lane, JESD204B (subclass 1)
 - -each Sayma has 2 $\rm AD9656$
- clock generation: (summarized here)
 - Sayma has several distinct clock domains
 - $\ast\,$ DAC, JESB204B output clock
 - * ADC, JESD204B input clock
 - $\ast\,$ LO for analog mezzanines
 - These clocks may be generated using a low phase noise Clock Mezzanine PCB. A single Clock Mezzanine can be shared by several Sayma in a uTCA crate using [Baikal] PCB and an RTM RF backplane. Alternately, each Sayma can have its own distinct Clock Mezzanine (local generation).
- clock distribution
 - HMC7043 SPI 14-Output Fanout Buffer for JESD204B
 - HMC830 SPI fractional-N PLL
- calibration ADC: AD7194BCPZ is a 20-bit ADC for monitoring/calibration





6 Product view



Figure 3: Top view







Figure 4: Bottom view



Figure 5: Front view



Figure 6: Back view





7 Routing

This section contain general blockm scheme of SAYMA AMC board and I2C map with addresses. General Block Scheme -figure 7 shows more important connections between components. I2C connections with addresses can be found in figure 9. Detailed clocking scheme can be found in next paragraph in figure 10.



Figure 7: General Block Scheme





5



Figure 8: MGT

Transceiver MGT	Direction	Routed to
0_224	TX	SFP1
0_224	RX	SFP1
1_224	ΤХ	SFP2
1_224	RX	SFP2
2_224	TX	FP1 or MASTER SATA
2_224	RX	FP1 or MASTER SATA
3_224	TX	FP1 or SLAVE SATA
3_224	RX	FP1 or SLAVE SATA
0_225	ΤХ	RTM_GTP
0_225	RX	RTM_GTP
1_225	ΤХ	RTM_GTP
1_225	RX	RTM_GTP
2_225	ΤХ	RTM_GTP
2_225	RX	RTM_GTP
3_225	ΤХ	RTM_GTP

3_{225}	RX	RTM_GTP
0_{226}	ΤХ	RTM_GTP
0_226	RX	RTM_GTP
1_226	ΤХ	RTM_GTP
1_226	RX	RTM_GTP
2_226	ΤХ	RTM_GTP
2_{26}	RX	RTM_GTP
3_{226}	ΤХ	RTM_GTP
3_226	RX	RTM_GTP
0_227	ΤХ	RTM_GTP
0_227	RX	RTM_GTP
1_{227}	ΤХ	RTM_GTP
1_{227}	RX	RTM_GTP
2_{27}	TX	RTM_GTP
2_{27}	RX	RTM_GTP
3_{227}	ΤХ	RTM_GTP
4_{227}	RX	RTM_GTP
0_{228}	ΤХ	RTM_GTP
0_{228}	RX	RTM_GTP
1_{228}	ΤХ	RTM_GTP
1_228	RX	RTM_GTP
2_228	TX	RTM_GTP
2_228	RX	RTM_GTP

ΤХ

RX

RTM_GTP RTM_GTP



ARTIQ

3_228

4_228







The I2C MUX is made from two (TCA9548ARGER) I2C multiplexers. In Sayma AMC there are two main I2C busses: MMC_I2C and FPGA_I2C. Each of them is connected to one multiplexer. Outputs are tied together, so Masters (MMC and FPGA) can acces to any of 7 I2C busses. Addidtionally MMC has acces to FPGA_I2C and is connected to IPMB through AMC connector.



Figure 9: I2C map with addresses in hex





8 Clocking

This section describes how and where clock signals are routed.



Figure 10: Clocks

- + OSC2 50MHz main clock source for FPGA resources
- OSC3 place-holder
- OSC4 dedicated 200MHz clock source to gigabit transceivers





9 Front panel and headers



Figure 11: Front view



Figure 12: Front view

	Call out table			
Call out	Designator	Description		
1	J15	GPIO - IO1		
2	J26	GPIO - IO2		
3	J27	CLK OUT output driven by Si5324 (CDR_CLK_CLEAN3)		
4	J28	FMC connector		
7	PB3	routed to MMC, allows to flash MMC via USB		
8	cage2	SFP Cage		
9	cage1	SFP Cage		
10	J1	Micro USB ->Serial		
19	J28	FMC header		





20	J3	JTAG header connected to SCANSTA
21	J14	MMC JTAG
22	SW1	FPGA MODE, see SW1 paragraph
23	J13	Digital IOs connected to FPGA
24	J12	SLAVE SATA
25	J11	MASTER SATA
26	J4	Power In
27	J10	SATA connected to Port 0
28	W1	EXAR I2C header
29	_	P12V0
30	_	Test points
31	J6	RTM Connector
32	J2	AMC Connector







Figure 13: Front view

Callout 5: LD13 is

- off if MMC is ok
- red if MMC is in an error state

Callout 6: LD4 is

- off the board has initialized in crate
- blue if power is cut off and is possible to remove the board.

Callout 33: LD21 is

- green if FPGA is configured
- off if FPGA is not configured

Callout 11: LD14 is

- green if MMC successfulled operation
- off if MMC unsuccessfuled operation

Callout 14: LD20 is

- green if Link is up
- off if Link is down





Callout 15: LD18 is

- green if Ethernet is in MII mode (mTCA doesn't support 100mbit Ethernet)
- off if Ethernet is in RGMII mode

Callout 12: LD3 is

- red if SFP2 user defined
- off if SFP2 user defined

Callout 13: LD6 is

- green if SFP2 user defined
- off if SFP2 user defined

Callout 16: LD2 is

- red if SFP1 user defined
- off if SFP1 user defined

Callout 17: LD5 is

- green if SFP1 user defined
- off if SFP1 user defined

Callout 18: LD19 is

- green if user defined
- off if user defined

Power LED table						
Call out	Designator	Description	Colour	nominal state	IC	Failure
30	LD22	3V3	Green	on	Power	off
30	LD7	0V95	Green	on	Power	off
30	LD11	0V9	Green	on	Power	off
30	LD8	1V5	Green	on	Power	off
30	LD9	1V8	Green	on	Power	off
30	LD10	12V	Green	on	Power	off

9.1 Headers pinout







Figure 14: JTAG - Call out 20



Figure 15: JTAG - Call out 21







Figure 16: DIO - Call out 23





Tespoints table - Call out 30		
TPx	Sig Name	LPC pin
TP1	MII1_col	C13
TP2	SDCLK	J10
TP3	SDCMD	K14
TP4	SDPWR	K11
TP5	SDDAT0	L14
TP6	SDDAT1	M12
TP7	SDDAT2	N14
TP8	SDDAT3	M11

9.2 Location ICs



Figure 17: Top







Figure 18: Bot





	ICs Location		
Ux	IC	Description	
U1	Kintex	FPGA	
U2	LTC 6957	Low Phase Noise Buffer	
U4	TPS53353	P0V9	
U5	XR77129	EXAR	
U6	TPS 74401	P1V2	
U7	TPS 74401	P0V95	
U3	SI5324C	Clock recovery	
U8	TCA9548	I2C switch - MMC	
U9	TCA9548	I2C switch - FPGA	
U10	74HC4066PW	Analog switch - Flash update	
U11	N25Q256A13ESF40	NOR Flash	
U12	N25Q256A13ESF40	NOR Flash	
U13	SN74CB3Q32245ZKE	Digital Bus switch - RGMI/MII	
U14	LPC1776FET180	MMC	
U15	MAX24287ETK+	ETH switch	
U16	AN74CBT3257PW	USB console switch	
U17	N25Q256A13ESF40	NOR Flash - MMC	
U18	M93C46	EEPROM	
U19	F4232H-56Q	USB-UART Bridge	
U20	74HC4066PW	USB-UART Switch	
U21	SCANSTA112SM	SCANSTA JTAG Switch	
U22	FDMS7608S	EXAR Transistors	
U23	SN65MLVD040RGZT	LVDS transceiver	
U24	SN65MLVD040RGZT	LVDS transceiver	
U25	TPS62175	P5V0	
U26	TPS62175	P3V3	

9.3 SW1

SW1 is used to chose configuration mode of the FPGA. Configuration modes define the specifics of how the FPGA will interact with the data source, external control logic. SW1 is tied directly to Bank 0 pf FPGA. All pins have pull up, switching SW1 proceed of connecting to lower potential.

	SW1 table			
MO	M1	M2	Description	
0	0	0	Master Serial Mode	
0	0	1	Master Parallel Up	
0	1	1	Master Parallel Down	
1	0	1	Peripheral mode	
1	1	1	Slave Serial mode	





10 FMC

- VADJ: 1V8 @ 1A
- FPGA Banks: 47HP and 48HP

The connector is compliant with ANSI/VITA 57.1 FMC-LPC Standard.

FMC1		
FPGA signal	FPGA	Signal on the board
	ball	
IO_L12P_T1U_N10_GC_47	AA24	FMC1_CLK0_M2C_P
IO_L12N_T1U_N11_GC_47	AA25	FMC1_CLK0_M2C_N
IO_L11P_T1U_N8_GC_47	Y23	FMC1_CLK1_M2C_P
IO_L11N_T1U_N9_GC_47	AA23	FMC1_CLK1_M2C_N
IO_L12P_T1U_N10_GC_48	AC31	FMC1_GBTCLK0_M2C_P
IO_L12N_T1U_N11_GC_48	AC32	FMC1_GBTCLK0_M2C_N
IO_L1P_T0L_N0_DBC_48	AE27	FMC1_DP0_M2C_P
IO_L1N_T0L_N1_DBC_48	AF27	FMC1_DP0_M2C_N
IO_L2P_T0L_N2_48	AE28	FMC1_DP0_C2M_P
IO_L2N_T0L_N3_48	AF28	FMC1_DP0_C2M_N
IO_L13P_T2L_N0_GC_QBC_48	AA32	FMC1_LA00_CC_P
IO_L13N_T2L_N1_GC_QBC_48	AB32	FMC1_LA00_CC_N
IO_L14P_T2L_N2_GC_48	AB30	FMC1_LA01_CC_P
IO_L14N_T2L_N3_GC_48	AB31	FMC1_LA01_CC_N
IO_L8P_T1L_N2_AD5P_48	AF33	FMC1_LA02_P
IO_L8N_T1L_N3_AD5N_48	AG34	FMC1_LA02_N
IO_L21P_T3L_N4_AD8P_48	V33	FMC1_LA03_P
IO_L21N_T3L_N5_AD8N_48	W34	FMC1_LA03_N
IO_L7P_T1L_N0_QBC_AD13P_48	AG31	FMC1_LA04_P
IO_L7N_T1L_N1_QBC_AD13N_48	AG32	FMC1_LA04_N
IO_L10P_T1U_N6_QBC_AD4P_48	AE33	FMC1_LA05_P
IO_L10N_T1U_N7_QBC_AD4N_48	AF34	FMC1_LA05_N
IO_L15P_T2L_N4_AD11P_48	AC34	FMC1_LA06_P
IO_L15N_T2L_N5_AD11N_48	AD34	FMC1_LA06_N
IO_L18P_T2U_N10_AD2P_48	AC33	FMC1_LA07_P
IO_L18N_T2U_N11_AD2N_48	AD33	FMC1_LA07_N
IO_L11P_T1U_N8_GC_48	AD30	FMC1_LA08_P
IO_L11N_T1U_N9_GC_48	AD31	FMC1_LA08_N
IO_L9P_T1L_N4_AD12P_48	AE32	FMC1_LA09_P
IO_L9N_T1L_N5_AD12N_48	AF32	FMC1_LA09_N
IO_L17P_T2U_N8_AD10P_48	AA34	FMC1_LA10_P
IO_L17N_T2U_N9_AD10N_48	AB34	FMC1_LA10_N
IO_L16P_T2U_N6_QBC_AD3P_48	AA29	FMC1_LA11_P
IO_L16N_T2U_N7_QBC_AD3N_48	AB29	FMC1_LA11_N
IO_L24P_T3U_N10_48	V31	FMC1_LA12_P
IO_L24N_T3U_N11_48	W31	FMC1_LA12_N
IO_L19P_T3L_N0_DBC_AD9P_48	W33	FMC1_LA13_P
IO_L19N_T3L_N1_DBC_AD9N_48	Y33	FMC1_LA13_N
IO_L23P_T3U_N8_48	U34	FMC1_LA14_P
IO_L23N_T3U_N9_48	V34	FMC1_LA14_N
IO_L22P_T3U_N6_DBC_AD0P_48	Y31	FMC1_LA15_P









11 USB-UART

11.1 USB console switch

UART from FPGA is connected through Multiplexer (SN74CB3T3257PW). Selection between MMC and USB is preformed automaticly. When micro-USB is connected, +5V from USB bus switches the multiplexer to pass data from USB to FPGA, after un plugging cable, the switch signal S fall down and the multiplexer conects MMC to FPGA.

- PRI_UART is connected to FPGA, configuration is 1N8 115200 baudrate
- AUX_UART is connected to FPGA, configuration is 1N8 115200 baudrate
- UART1 is connected to MMC, configuration is $1N8 \ 115200$ baudrate
- UART4 is connected to MMC, configuration is 1N8 115200 baudrate
- MMC_CONS_PROG is conected to MMC, configuration is 1N8 115200 baudrate

11.2 USB-UART bridge

The USB-UART bridge (FT4232H) requires USB device drivers, vailable free from http://www.ftdichip.com, which are used to make the FT4232H on the Mini Module appear as a four virtual COM ports (VCP). This then allows the user to communicate with the USB interface via a standard PC serial emulation port (TTY).





12 JTAG

Scanstall2 is 7-Port Multidrop JTAG Multiplexer. It is used to partition scan chains into managable sizes, or to isolate specific devices onto a separate chain. By default Scansta input signal is from IDC header. AMC JTAG is connected to Master Port on SCANSTA, so it can be used as Master or Slave module. The rest modules (MMC, FPGA, FMC, RTM) are tied to slave SCANSTA outputs.

Tere are two JTAG sources – either AMC connector (JSM module) or USB to JTAG bridge (FTDI chip). There is also onboard JTAG connector (Xilinx type) -J3. Insertion of JTAG programmer probe deactivates the FTDI JTAG connectivity and forces SCANSTA chip set this port as master port. By default SCANSTA selects AMC port as master one.

In Sayma AMC, SCANSTA112 is used in Transparent Sticher Mode. In this mode, the IC can be configured via hardware to skip the addressing protocol needed, sothere is no need to run a SVF configuration file on IMPACT when programming the FPGA bitstream.



Figure 19: USB–>JTAG





General block scheme of Scansta connections is shown below.



Figure 20: SCANSTA bloch scheme

Note: The FMC2 and PS is not used.

Each of JTAG slave devices is connected directly to SCANSTA. SCANSTA allows to connect all devices in chain with an option to pass one or more devices, intention in Figure 21.



Figure 21: SCANSTA JTAG chain

Simplified instruction if using SCANSTA can be found under: http://www.ti.com/lit/an/snla068c/snla068c.pdf




13 Power

13.1 Power supply

The card can operate as stand alone devide, or plugged into a uTCA crate. While working standalone the power is provided by Molex Connector(39-28-1043) -J4. The pinout is shown in Figure 22.

When the card is inserted to the crate the power is applied from AMC connector -J2, +12V (8 power lines) and +3.3_MP(1 line). At the begening +3.3_MP power up the MMC, then +12 is converted to lower voltages, simplified power map is in figure 24. All on board voltages (exept P3V3_MP) are enabled by MMC. There are two types of power distributors, fixed LDOs and Exar chip - quad channel digital Pulse Width Modulated (PWM) step down (buck) controller. Exar allows for adjust power parameters and for set particular power oorder. Exar firmware monitors current and responds if its too high. Additionally all LDOs have connected PowerGood outputs so it is possible to read the proper state of all power busses.

TBD Can MMC readout Exar debug information?

TBD voltage noise



Figure 22: Power connector

GND	GND
+12	+12

Maximum board (AMC+RTM module) power consumption estimate to 3A @ 12V.

Note: Please note that power consumption mostly depends from FPGA configuration.

- Input voltage range: 10.8-13.2 [V]
- The board needs active cooling. Approx. 20CFM in 20 C air.

Exar chips are configured via PM_I2C bus (I2CMUX5) or directly by connecting to W1 (call-out 28) header. For proper configuration **Exar Power Architect** in version **5.2-r1** is needed.





Exar Power Archtect 5.2-r1: https://www.exar.com/content/document.ashx?id=21632 Configuration files: https://github.com/m-labs/sinara/tree/master/EXAR_config Datasheet:https://www.exar.com/ds/xr77129_1a_120514.pdf Quick Start Guide: https://www.exar.com/files/powerxr/PA5-QSG_110_010614.pdf

Actual voltages and current consumption, temperature can be found in Chip Dashboard. There is also oportunity to adjust settings.

General						
I2C Ad	dr 0x28 (7-t	oit)				<u>@</u> -
Ch	ip XR77129				Reset Ch	in (F8) 🤹
Config Versio	on 0 hv Voc					
Chip Keat	cc 12.0 V				Refre	sh (F5) 🤪
٧	(tj 42 C				Do	wnload
P						Reset Detected
GPIO	Supply	Over	UVLO	UVLO	UVLO	Clear Flags
O				O	O	
hannel Cont	rol					
	Enable Ir	Reg Fau	lt Sta	tus	Vout I	out
Channel 1	On Off	• •		1.	005 V 2.	• 🔅 A 00.
Channel 2	On Off	• •		3.	300 V 0.	.09 A 🔅 🔻
Channel 3	On Off	• •		1.	800 V 0.	90 A 🌼 🔻
Channel 4	On Off	• •		1.	500 V 1.	80 A 🌼 🔻
LDO 3.3	On Off	0				
Group	0 On Off	Gr	oup 1 On	Off	Group 2	On Off
/O Status						
GPIO0 🔍	HW PGood CH4	+	IO	H L		
GPIO1 🔍	HW PGood CH	L	IO	H L		
PSIO0 🔍	Power Group 1	Enable	I O	H L		
PSIO1 🔍	General Input	1	I O	H L		
	General Input	Ī	I O	H L		
-3102						

Figure 23: Chip Dashboard

13.2 Power configuration

13.2.1 Power map







Figure 24: Power map





voltages and currents				
P0V9	0.9V	10A		
P0V95	0.95V	31mA		
P1V0	1.0V	3A		
P1V2	1.2V	0.6A		
P1V5	1.5V	7.5A		
P1V8	1.8V	1.6A		
P3V3	3.3 V	2A		
P3V3MP	3.3V	0.18A		
P5V0	5.0V	0.5A		

Maximum RTM voltages and currents			
P12V0	12V	3A	
P3V3MP_RTM	3.3V	30mA	

13.2.2 Exar parameters

Exar chip(XR77129) has 4 configurable outputs with configirable current limits. Each channel can be confugured individually. It is possible to set voltage, current limit and power sequencing. In Figure 25 we can see that main power supply is 12V, Under Voltage Lock-out(UVLO) is set to 6V, so below this value chip will shutdown all channels. When the temperature rise under Over Temperature Protection (OTP) 105 degrees, the chip will generate warning event and restart.

All 4 channells can be grouped together and will start-up and shut-down in an user defined sequwnce. Selecting none means channels will not be assigned to any group and therefore, will be controlled independently. Group 0 is controlled by ENABLE or PM_I2C command. Group 1 can be controlled by GPIO or by PM_I2C command. By selecting 'Wait PGOOD' next channel will not power up untill current channel reaches the target level. Delay is an additional delay time which postpone after power up one and another channel in group.

In on-going Exar configuration - Figure 26, power sequencing looks like this: After Enable from MMC P1V0 start-up, after it reaches proper value, Exar waits 10ms and turn ramp up another channel in this group - P1V8. In the same order is ramp up last channel in this group. Finally on command 'EN_PSU_CH' P3V3 ramp up.







Figure 25: Exar configuration



Figure 26: Exar power on delays





14 MMC

14.1 MMC steps during booting

- configures CPU, UART from own FLASH
- sets IO port directions
- enables VCCINT PSU
- enables P5V0 PSU (helper PSU)
- enables Exar PSU. It boots from its own EEPROM
- waits 200ms
- configures SCANSTA chip in stitcher mode. If RTM is inserted, it enables its JTAG port
- configures I2C switch base address for master ports MMC, FPGA
- initializes default RTM power state to off
- initializes Ethernet PHY chip in RGMII mode using pin strap.
- waits 200ms
- initializes I2C controller and chain (switch)
- configures Si5324
- checks if RTM is inserted, if yes, then enables its power, waits 200ms and initializes RTM power supply via RTM_I2C. It also configures Si5324 on RTM
- runs task.

The task performs following functions:

- checks if FPGA is configured. If not, it keeps Ethernet PHY in reset state. Once FPGA gets configured, it initializes the PHY.
- checks if RTM is unplugged. If not, it switches the power off to make sure it is off during hotplug.

Note: Configuration CPU, UART does not affect with any changes of LED indicators.





14.2 Bootstraping

To compile binaries LPCX presso in newest version is needed. LPCX presso User Guide

Another option is to compile under Linux using cmake toolchain in version 4.9.3.

cmake & arm-none-eabi-gcc

• Header flashing

The MMC can be upgraded by USB cable and NXP programmer(can be used other programmer but make sure that header shorts pins 3, 5, 9) using Flashmagic or any other software which can talk with NXP bootloader. The tested programmer is LPCLink V2. Flashing using programmer allows to debug.

- USB flashing The MMC can be upgraded using USB and flashmagic software. This option only allows to flash IC, without any debug option. Steps to flash using USB:
 - Set serial console 115200 8n1
 - Press front-panel button -PB3 to trigger MMD to dump to serial console
 - $-\,$ Set LPC1776, 8MHz oscillator, select hex file and press start

The source code is written in C and can be found on github.

Source code: https://github.com/m-labs/sinara/tree/master/SAYMA_firmware. pre-compiled binary: https://github.com/m-labs/mmc-firmware/releases

14.3 Exar debugging

In case of chip failure, i.g. overvoltage, overcurrent, etc., there is possibility to check chip status via UART. In this case in UART console, Exar register readout can be done by typing 'P' character.



Figure 27: Exar register





14.4 PHY debugging

In case of chip failure, there is possibility to check chip status via UART. In this case in UART console, Ethernet PHY content can be read by typing 'E' character

PHY Dump
Register, ADDR DATA
BMCR 0 0x0
BMSR 1 0x7949
D1 2 0x0
D2 3 0x0
AN_ADV 4 0x20
AN_RX 5 0x0
AN_EXP 6 0x0
EXT_STAT 15 0x8000
page0
JIT_DIAG 16 0x0
PCSCR 17 0x11
GMIICR 18 0x4880
CR 19 0x0
R 20 0x9b
page1
D 16 0x1ee0
GPIOCR1 17 0x6c00
GPIOCR2 18 0x0
GPIOSR 19 0x7b04
PTPCR1 20 0x25

Figure 28: Ethernet PHY register

14.5 Ethernet

There is no Ethernet sharing between MMC and FPGA due to speed difference between RGMII and RMII. PHY does not provide link speed translation.

14.6 OpenMMC

OpenMMC Project:https://github.com/lnls-dig/openMMC

TBD





15 Housekeeping Signals

Both MMC and FPGA can acces to any of I2C buses as is in Figure 9. MMC collects all data from all sensors connected to I2C bus. Then the data can be transferred via IPMI to MCH. For now MCH get only information about AMC and RTM to allow power supply.

15.1 sensors

Temperature:

No	Addr.	placement	Type	Accuracy
IC8	0x4B	NOR Flash	LM75	+/- 2
IC34	0x49	FPGA	LM75	+/- 2
IC35	0x4A	Under SFPs	LM75	+/- 2
IC36	0x4F	power section	LM75	+/- 2
IC37	0x24	middle of the board	MAX664A	+/- 1

All temperature sensors are tied to hether to one I2C bus - SENS_I2C.

Current:

No	Addr.	placement	Type	Accuracy
IC27	0x40	RTM_P12V0	INA219	+/- 0.2%
IC28	0x41	FMC_P12V0	INA219	+/- 0.2%

All current sensors are tied tohether to one I2C bus - PM_I2C.

15.2 Safety interlocks

Temperature interlock is available on RTM board only and gets activated after reaching 80 degrees. This is hardware interlock and cannot be deactivated. Dedicated LED (LD15) gets on and RTM power supply is off until the temperature is exceeded





16 Signal tables

In this section the more important signals tables are presented. The total signal table is in Appendix section.

SFP1				
FPGA signal	FPGA	Signal on the board		
	ball			
MGTHTXN0_224	AN3	SFP1TX_N		
MGTHTXP0_224	AN4	SFP1TX_P		
MGTHRXN0_224	AP1	SFP1RX_N		
MGTHRXP0_224	AP2	SFP1RX_P		
IO_L14N_T2L_N3_GC_64	AG9	SFP1_LED1		
IO_T2U_N12_64	AJ10	SFP1_LED2		
IO_L3P_T0L_N4_AD15P_64	AM11	SFP1_LOS		
IO_L2N_T0L_N3_64	AP13	SFP1_MOD_DEF2		
IO_L2P_T0L_N2_64	AN13	SFP1_MOD_DEF1		
IO_L3N_T0L_N5_AD15N_64	AN11	SFP1_MOD_DEF0		
IO_T0U_N12_64	AK11	SFP1_RATE_SELECT		
IO_L1P_T0L_N0_DBC_64	AP11	SFP1_TX_DISABLE		
IO_L1N_T0L_N1_DBC_64	AP10	SFP1_TX_FAULT		

SFP2				
FPGA signal	FPGA	Signal on the board		
	ball			
MGTHTXN1_224	AM5	SFP2TX_N		
MGTHTXP1_224	AM6	SFP2TX_P		
MGTHRXN1_224	AM1	SFP2RX_N		
MGTHRXP1_224	AM2	SFP2RX_P		
IO_L8N_T1L_N3_AD5N_64	AJ13	SFP2_LED1		
IO_L7P_T1L_N0_QBC_AD13P_64	AE13	SFP2_LED2		
IO_L7N_T1L_N1_QBC_AD13N_64	AF13	SFP2_LOS		
IO_L5P_T0U_N8_AD14P_64	AK12	SFP2_MOD_DEF2		
IO_L6N_T0U_N11_AD6N_64	AL13	SFP2_MOD_DEF1		
IO_L6P_T0U_N10_AD6P_64	AK13	SFP2_MOD_DEF0		
IO_L5N_T0U_N9_AD14N_64	AL12	SFP2_RATE_SELECT		
IO_L4P_T0U_N6_DBC_AD7P_64	AM12	SFP2_TX_DISABLE		
IO_L4N_T0U_N7_DBC_AD7N_64	AN12	SFP2_TX_FAULT		

AMC				
FP1				
FPGA signal	FPGA	Signal on the board		
	ball			
MGTHTXN2_224	AL3	TX4C_N		
MGTHTXP2_224	AL4	TX4C_P		
MGTHRXN2_224	AK1	RX4_N		
MGTHRXP2_224	AK2	RX4_P		
MGTHTXN3_224	AK5	TX5C_N		

\mathbf{RTM}

MGTHTXP3 224	AK6	TX5C P
MGTHRXN3 224	AJ3	RX5 N
MGTHRXP3 224	AJ4	RX5 P
IO L13N T2L N1 GC OBC 45	AH17	TXC6 N
$\begin{array}{c} 10 \\ 10 \\ 13 \\ 10 \\ 13 \\ 10 \\ 12 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10$	AH18	TXC6 P
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 14 \\ 12 \\ 10 \\ 12 \\ 10 \\ 12 \\ 10 \\ 10 \\ 10$	AJ16	BXC6 N
$\frac{10_114P}{10_14P} \xrightarrow{121_10_00_10} \xrightarrow{10_10}$	AH16	BXC6 P
$\begin{array}{c} 10_1111_121_121_12_00_10\\ \hline 10_16N_T011_N11_AD6N_45\\ \hline \end{array}$	AP15	TXC7 N
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	AP16	TXC7_P
IO_L7N_T1L_N1_OBC_AD13N_45	$\Delta M14$	BXC7 N
IO_17P_TIL_N0_OBC_AD13P_45		BXC7 P
	רביים רביים רביים	
FPGA signal	FPGA	Signal on the board
LO LIEN TOLL NO ADION 00	ball	TWO N
10_L17N_T2U_N9_AD10N_66	K12	TXC8_N
10_L17P_T2U_N8_AD10P_66	L12	TXC8_P
10_L18N_12U_N11_AD2N_66	H13	RAC8_N
10_L18P_12U_N10_AD2P_66	J13	RXC8_P
IO_L15P_T2L_N4_AD11P_66	K11	TXC9_N
IO_L15N_T2L_N5_AD11N_66	J11	TXC9_P
IO_L16N_T2U_N7_QBC_AD3N_66	K13	RXC9_N
IO_L16P_T2U_N6_QBC_AD3P_66	L13	RXC9_P
IO_L4N_T0U_N7_DBC_AD7N_45	AN17	TXC10_N
IO_L4P_T0U_N6_DBC_AD7P_45	AN18	TXC10_P
IO_L5N_T0U_N9_AD14N_45	AM15	RXC10_N
IO_L5P_T0U_N8_AD14P_45	AM16	RXC10_P
IO_L2N_T0L_N3_45	AP18	TXC11_N
IO_L2P_T0L_N2_45	AN19	TXC11_P
IO_L3N_T0L_N5_AD15N_45	AN16	RXC11_N
IO_L3P_T0L_N4_AD15P_45	AM17	RXC11_P
P2	P	
FPGA signal	FPGA	Signal on the board
	ball	
IO L4N T0U N7 DBC AD7N 47	AC27	TXC12 N
IO L4P TOU N6 DBC AD7P 47	AC26	TXC12 P
IO L5N T0U N9 AD14N 47	AB27	RXC12 N
IO L5P T0U N8 AD14P 47	AA27	RXC12 P
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	AD26	TXC13 N
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	AD25	TXC13 P
10 101	AC24	BXC13 N
IO L3P TOL N4 AD15P 47	AB24	BXC13 P
$\frac{10}{10} \frac{101}{10} \frac{101}{10}$	AE30	TXC14 N
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 15 \\ 10 \\ 15 \\ 10 \\ 10 \\$	Δ D 20	TXC14 P
IO I 6N TOU N11 AD6N 49	AC20	BYC14 N
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	AG90 AE90	DVC14_N
IO_LOF_10U_N10_AD0F_40	AF 30	TXC15_N
$10_101_101_101_101_AD150_40$	AD28	TXC15_N
IO_L3P_10L_N4_AD15P_48	AC28	DVC15 N
IO_L4N_TOU_N7_DBC_AD7N_48	AG29	KAU15_N
IO_L4P_T0U_N6_DBC_AD7P_48	AF'29	KAC15_P









FPGA signal	FPGA	Signal on the board
	ball	
MGTHTXP2 228	C4	GTP1TXC P
MGTHRXN2 228	B1	GTP1RX N
MGTHRXP2 228	B2	GTP1RX P
MGTHTXN1 228	D5	GTP2TXC N
MGTHTXP1 228	D6	GTP2TXC P
MGTHRXN1 228	D1	GTP2RX N
MGTHRXP1 228	D2	GTP2RX P
MGTHTXN0 228	E5	GTP3TXC N
MGTHTXP0 228	F6	CTP3TXC P
MCTHRYNO 228	F3	CTP3RX N
MCTHPYD0 228	E0 F4	CTD3DX D
MCTHTXN2 227	C2	CTD4TYC N
MGIIIAN5_227 MOTHTYD2_227	G3 C4	GIP4IAO_N
MGIHIAP3_227	G4 E1	GIP4IAO_P
MG1HKAN3_227	F1 F0	GIP4KA_N
MGTHRXP3_227	F2	GTP4RX_P
MGTHTXN2_227	13	GTP5TXC_N
MGTHTXP2_227	J4	GTP5TXC_P
MGTHRXN2_227	HI	GTP5RX_N
MGTHRXP2_227	H2	GTP5RX_P
MGTHTXN1_227	L3	GTP6TXC_N
MGTHTXP1_227	L4	GTP6TXC_P
MGTHRXN1_227	K1	GTP6RX_N
MGTHRXP1_227	K2	GTP6RX_P
MGTHTXN0_227	N3	GTP7TXC_N
MGTHTXP0_227	N4	GTP7TXC_P
MGTHRXN0_227	M1	GTP7RX_N
MGTHRXP0_227	M2	GTP7RX_P
MGTHTXN3_226	R3	GTP8TXC_N
MGTHTXP3_226	R4	GTP8TXC_P
MGTHRXN3_226	P1	GTP8RX_N
MGTHRXP3_226	P2	GTP8RX_P
MGTHTXN2 226	U3	GTP9TXC N
MGTHTXP2 226	U4	GTP9TXC P
MGTHRXN2 226	T1	GTP9RX N
MGTHRXP2 226	T2	GTP9RX P
MGTHTXN1 226	W3	GTP10TXC N
MGTHTXP1 226	W4	GTP10TXC P
MGTHRXN1 226	V1	GTP10RX N
MGTHRXP1 226	V2	GTP10RX P
MGTHTXN0 226	AA3	GTP11TXC N
MGTHTXP0 226	AA4	GTP11TXC P
MGTHTXN3 225	AC3	GTP12TXC N
MGTHTXP3 225	AC4	GTP12TXC P
MGTHRXN3 225	AB1	CTP12RX N
MGTHBXP3 225	AR2	GTP12RX P
MCTHTXN2 225		CTP13TXC N
MCTHTXD2 225		CTP13TXC P
MCTHDYN9 995	AD1	CTD12DV N
MGIIRANZ_220	ADI	CTD12DX D
MGIIIIAF2_220 MCTUTVN1_225	AD2	GITIMA_T
MGIIIANI_220	AG3	$\begin{bmatrix} GIT14IAU \\ N \end{bmatrix}$
MG1HTAP1_225	AG4	GIPI4TAC_P





MGTHRXN1_225	AF1	GTP14RX_N
MGTHRXP1_225	AF2	GTP14RX_P
MGTHTXN0_225	AH5	GTP15TXC_N
MGTHTXP0_225	AH6	GTP15TXC_P
MGTHRXN0_225	AH1	GTP15RX_N
MGTHRXP0_225	AH2	GTP15RX_P





17 Factory acceptance testing

TBD





A Total table of sugnals

FPGA signal	FPGA	Signal on the board
	ball	
CCLK 0	AA9	FPGA CCLK
CFGBVS 0	W7	P3V3
D00 MOSL 0	AC7	OSPI0_IO0
D01 DIN 0	AB7	OSPI0_IO1
D02 0	AA7	OSPI0_IO2
$D03_0$	Y7	OSPI0_IO3
DONE 0	N7	FPGA DONE
DXN	Y11	DXN
DXP	Y12	DXP
GND-1	A2	GND
GND-1	T20	GND
GND-10	A32	GND
GND-10	1152 U5	GND
GND-100	A 11	GND
GND-100	NQ	GND
CND-101	Δ 12	GND
CND-101	N11	GND
CND 102	A 15	CND
CND 102	N13	CND
CND 103	A 17	CND
CND 103	AJ7 N15	CND
CND 104	A 117	CND
CND 104	N17	CND
CND 105	N17 A 197	CND
GND-105	AJ27 N10	CND
CND 106	AK2	CND
CND 106	AK5 N95	GND CND
GND-100 CND 107	NZO AKA	GND CND
GND-107	AK4 N99	GND
GND-107	1N20	GND
GND-108	AR7 N29	GND
CND 100	N52 AK14	GND CND
CND 100	AK14 D9	GND CND
CND 11	г.) D9	GND CND
CND 11	D3 V9	GND CND
CND 110	10 AK94	GND CND
GND-110	D4	CND
GND-110	14 AV24	CND
GND-111 CND 111	D10	CND
CND 112		GND CND
GND-112 CND-112	ALI D19	GND
GND-112 CND 112		GND
GND-113 (ND-112	AL3	GND
GND-113 CND-114	P14 AL7	GND
GND-114 CND 114	ALI D16	
GND-114 CND 115	P10 AT 11	
GND-110 CND 115	ALII D19	
GND-110 CND-110	F18 AL 01	
GND-110 CND 116	AL21	GND
GND-110	P22	GND





GND-117	AL31	GND
GND-117	P28	GND
GND-118	AM4	GND
GND-118	P30	GND
GND-119	AM7	GND
GND-119	P34	GND
GND-12	B4	GND
GND-12	U13	GND
GND-120	AM8	GND
GND-120	R1	GND
GND-121	AM18	GND
GND-121	R5	GND
GND-122	AM28	GND
GND-122	R9	GND
GND-123	AN1	GND
GND-123	R11	GND
GND-124	AN2	GND
GND-124	R13	GND
GND-125	AN5	GND
GND-125	R15	GND
GND-126	AN7	GND
GND-126	R17	GND
GND-127	AN15	GND
GND-127	R19	GND
GND-128	AN25	GND
GND-128	R28	GND
GND-129	AP3	GND
GND-129	R31	GND
GND-13	B7	GND
GND-13	U15	GND
GND-130	AP4	GND
GND-130	Τ4	GND
GND-131	AP7	GND
GND-131	T8	GND
GND-132	AP12	GND
GND-132	T10	GND
GND-133	AP22	GND
GND-133	T12	GND
GND-134	AP32	GND
GND-134	T14	GND
GND-135	T16	GND
GND-136	T18	GND
GND-14	B8	GND
GND-14	U17	GND
GND-15	B18	GND
GND-15	U19	GND
GND-16	B28	GND
GND-16	U23	GND
GND-17	B30	GND
GND-17	U30	GND
GND-18	B33	GND
GND-18	U31	GND
GND-19	B34	GND
	•	





GND-19	U32	GND
GND-2	A1	GND
GND-2	T26	GND
GND-20	C1	GND
GND-20	U33	GND
GND-21	C5	GND
GND-21	V3	GND
GND-22	C7	GND
GND-22	V4	GND
GND-23	C15	GND
GND-23	V10	GND
GND-24	C25	GND
GND-24	V14	GND
GND-25	C30	GND
GND-25	V16	GND
GND-26	C31	GND
GND-26	V18	GND
GND-27	D4	GND
GND-27	V20	GND
GND-28	D7	GND
GND-28	V30	GND
GND-29	D12	GND
GND-29	W1	GND
GND-3	A5	GND
GND-3	T28	GND
GND-30	D22	GND
GND-30	W5	GND
GND-31	AB8	GND
GND-31	D30	GND
GND-32	D34	GND
GND-32	W13	GND
GND-33	E1	GND
GND-33	W15	GND
GND-34	E2	GND
GND-34	W17	GND
GND-35	E5	GND
GND-35	W19	GND
GND-36	E7	GND
GND-36	W27	GND
GND-37	E9	GND
GND-37	Y4	GND
GND-38	E19	GND
GND-38	Y10	GND
GND-39	E29	GND
GND-39	Y14	GND
GND-4	A6	GND
GND-4	T29	GND
GND-40	E30	GND
GND-40	Y16	GND
GND-41	E32	GND
GND-41	Y18	GND
GND-42	F3	GND
GND-42	Y20	GND
L		1





	GND-43	F4	GND
	GND-43	Y24	GND
	GND-44	F7	GND
	GND-44	Y34	GND
	GND-45	AA1	GND
	GND-45	F16	GND
	GND-46	AA2	GND
	GND-46	F26	GND
	GND-47	AA5	GND
	GND-47	F28	GND
	GND-48	F29	GND
	GND-48	P8	GND
	GND-49	AA11	GND
	GND-49	F33	GND
	GND-5	A7	GND
	GND-5	T30	GND
	GND-50	AA13	GND
	GND-50	F34	GND
	GND-51	AA15	GND
	GND-51	G1	GND
	GND-52	AA17	GND
	GND-52	G5	GND
	GND-53	AA19	GND
	GND-53	G7	GND
	GND-54	AA21	GND
	GND-54	G13	GND
	GND-55	AA31	GND
	GND-55	G23	GND
	GND-56	AB3	GND
	GND-56	G28	GND
	GND-57	AB4	GND
	GND-57	G31	GND
	GND-58	AB10	GND
	GND-58	H4	GND
	GND-59	AB12	GND
	GND-59	H7	GND
	GND-6	A11	GND
	GND-6	T33	GND
	GND-60	AB14	GND
	GND-60	H10	GND
ĺ	GND-61	AB16	GND
ĺ	GND-61	H20	GND
	GND-62	AB18	GND
	GND-62	H28	GND
ĺ	GND-63	AB28	GND
	GND-63	H30	GND
ĺ	GND-64	AC1	GND
ĺ	GND-64	H34	GND
ĺ	GND-65	AC5	GND
ĺ	GND-65	J1	GND
ĺ	GND-66	J2	GND
	GND-66	V8	GND
	GND-67	AC11	GND





GND-67	J5	GND
GND-68	AC13	GND
GND-68	J7	GND
GND-69	AC15	GND
GND-69	J17	GND
GND-7	A21	GND
GND-7	T34	GND
GND-70	AC17	GND
GND-70	J27	GND
GND-71	AC19	GND
GND-71	J28	GND
GND-72	AC25	GND
GND-72	J32	GND
GND-73	AD4	GND
GND-73	K3	GND
GND-74	AD12	GND
GND-74	K4	GND
GND-75	AD22	GND
GND-75	K14	GND
GND-76	AD32	GND
GND-76	K24	GND
GND-77	AE1	GND
GND-77	K28	GND
GND-78	AE2	GND
GND-78	K30	GND
GND-79	AE5	GND
GND-79	K34	GND
GND-8	A30	GND
GND-8	U1	GND
GND-80	AE7	GND
GND-80	L1	GND
GND-81	AE9	GND
GND-81	L5	GND
GND-82	AE19	GND
GND-82	L11	GND
GND-83	AE29	GND
GND-83	L21	GND
GND-84	AF3	GND
GND-84	L28	GND
GND-85	AF4	GND
GND-85	L31	GND
GND-86	AF7	GND
GND-86	M4	GND
GND-87	AF16	GND
GND-87	M8	GND
GND-88	AF26	GND
GND-88	M10	GND
GND-89	AG1	GND
GND-89	M12	GND
GND-9	A31	GND
GND-9	U2	GND
GND-90	AG5	GND
GND-90	M14	GND
GIND-30	1114	













IO L14N T2L N3 GC 66	G12	CDR CLK CLEAN1 N
IO L14N T2L N3 GC 67	E23	 DDR3 32 DQ19
IO L14N T2L N3 GC 68	F17	SYSCLK1 300 N
IO L14N T2L N3 GC A05 D21 65	P25	TCKC A N
IO L14P T2L N2 GC 44	AK22	 DDR3 64 DQ20
IO L14P T2L N2 GC 45	AH16	RXC6 P
IO L14P T2L N2 GC 46	AK31	DDR3 64 DQ51
IO L14P T2L N2 GC 47	W25	FMC1 LA18 CC P
$\begin{array}{c}$	AB30	FMC1 LA01 CC P
$\begin{array}{c}$	AF9	
IO L14P T2L N2 GC 66	H12	CDR CLK CLEAN1 P
IO L14P T2L N2 GC 67	E22	DDR3 32 DQ20
IO L14P T2L N2 GC 68	F18	SYSCLK1 300 P
IO L14P T2L N2 GC A04 D20 65	P24	TCKC A P
$\begin{array}{c}$	AM20	 DDR3 64 DQ18
IO L15N T2L N5 AD11N 45	AG16	DDR3 64 A2
IO_L15N_T2L_N5 AD11N 46	AJ31	 DDR3_64_DQ52
IO L15N T2L N5 AD11N 47	U22	FMC1 LA22 N
IO L15N T2L N5 AD11N 48	AD34	FMC1 LA06 N
IO L15N T2L N5 AD11N 64	AF8	NC
IO_L15N_T2L_N5_AD11N_66	J11	TXC9_P
IO_L15N_T2L_N5_AD11N_67	B22	DDR3_32_DQ18
IO_L15N_T2L_N5_AD11N_68	G14	DDR3_32_A13
IO_L15N_T2L_N5_AD11N_A03_D19_65	R27	RGMII2_MDIO
IO_L15P_T2L_N4_AD11P_44	AL20	DDR3_64_DQ22
IO_L15P_T2L_N4_AD11P_45	AG17	DDR3_64_A3
IO_L15P_T2L_N4_AD11P_46	AJ30	DDR3_64_DQ53
IO_L15P_T2L_N4_AD11P_47	U21	FMC1_LA22_P
IO_L15P_T2L_N4_AD11P_48	AC34	FMC1_LA06_P
IO_L15P_T2L_N4_AD11P_64	AE8	MLVDS_FSEN
IO_L15P_T2L_N4_AD11P_66	K11	TXC9_N
IO_L15P_T2L_N4_AD11P_67	B21	DDR3_32_DQ22
IO_L15P_T2L_N4_AD11P_68	G15	DDR3_32_A11
IO_L15P_T2L_N4_AD11P_A02_D18_65	T27	RGMII2_MDC
IO_L16N_T2U_N7_QBC_AD3N_44	AK20	DDR3_64_DQS2_N
IO_L16N_T2U_N7_QBC_AD3N_45	AJ14	DDR3_64_RST_N
IO_L16N_T2U_N7_QBC_AD3N_46	AJ33	DDR3_64_DQS6_N
IO_L16N_T2U_N7_QBC_AD3N_47	V23	FMC1_LA19_N
IO_L16N_T2U_N7_QBC_AD3N_48	AB29	FMC1_LA11_N
IO_L16N_T2U_N7_QBC_AD3N_64	AE10	NC
IO_L16N_T2U_N7_QBC_AD3N_66	K13	RXC9_N
IO_L16N_T2U_N7_QBC_AD3N_67	C22	DDR3_32_DQS2_N
IO_L16N_T2U_N7_QBC_AD3N_68	F19	DDR3_32_ODT
IO_L16N_T2U_N7_QBC_AD3N_A01_D17	62 5	RGMII2_RX_CLK
IO_L16P_T2U_N6_QBC_AD3P_44	AJ20	DDR3_64_DQS2_P
IO_L16P_T2U_N6_QBC_AD3P_45	AJ15	DDR3_64_A13
IO_L16P_T2U_N6_QBC_AD3P_46	AH33	DDR3_64_DQS6_P
IO_L16P_T2U_N6_QBC_AD3P_47	V22	FMC1_LA19_P
IO_L16P_T2U_N6_QBC_AD3P_48	AA29	FMC1_LA11_P
IO_L16P_T2U_N6_QBC_AD3P_64	AD10	RE_DE_RX_P20
IO_L16P_T2U_N6_QBC_AD3P_66	L13	RXC9_P
IO_L16P_T2U_N6_QBC_AD3P_67	C21	DDR3_32_DQS2_P
IO_L16P_T2U_N6_QBC_AD3P_68	G19	DDR3_32_CS_N













IO_L19P_T3L_N0_DBC_AD9P_66	E11	NC
IO_L19P_T3L_N0_DBC_AD9P_67	G24	DDR3_32_DM3
IO_L19P_T3L_N0_DBC_AD9P_68	J15	DDR3_32_A7
IO_L19P_T3L_N0_DBC_AD9P_D10_65	N22	RGMII2_TX_CTL
IO_L1N_T0L_N1_DBC_44	AE21	NC
IO L1N T0L N1 DBC 45	AP14	NC
IO L1N TOL N1 DBC 46	AJ26	NC
IO L1N TOL N1 DBC 47	Y27	NC
IO L1N TOL N1 DBC 48	AF27	FMC1 DP0 M2C N
IO L1N TOL N1 DBC 64	AP10	SFP1 TX FAULT
IO L1N TOL N1 DBC 66	E8	RTM FPGA GTP RxC1 N
IO LIN TOL NI DBC 67	E27	NC
IO LIN TOL NI DBC 68	A14	NC
IO_LIN_TOL_N1_DBC_RS1_65	G27	USB UART N
IO_LIP_TOL_NO_DBC_44	AD21	DDB3_64_DM0
IO_LIP_TOL_NO_DBC_45	AN14	NC
IO_LIP_TOL_NO_DBC_46	AH26	DDB3_64_DM4
IO_LIP_TOL_NO_DBC_47	Y26	NC
IO_LIP_TOL_NO_DBC_48	AE27	FMC1 DP0 M2C P
IO_LIP_TOL_NO_DBC_64	AP11	SEP1 TX DISABLE
IO_LIP_TOL_NO_DBC_66	F8	BTM FPGA GTP ByC1 P
IO_LIP_TOL_NO_DBC_67	F27	DDB3 32 DM0
IO_LIP_TOL_NO_DBC_68	R14	NC
IO_LIP_TOL_NO_DBC_00	H97	USB HART P
$\frac{10 - 111 - 101 - 100 - 1000 - 1000 - 000}{10 - 1000 - 1000 - 1000 - 1000 - 000}$	A N22	DDB3_64_DO20
$\frac{10 120N 131 N3 AD1N 45}{10 120N T31 N3 AD1N 45}$	AF14	DDR3_64_A8
$\frac{10 120N 13L N3 AD1N 46}{10 120N T3L N3 AD1N 46}$	AP 14 AP 22	DDR3_64_DO57
IO_120N_13L_N3_AD1N_40	H 55	$\frac{\text{DDR5}_{04} \text{DQ57}}{\text{FMC1} \text{I} \text{A32} \text{N}}$
$\frac{10 120N 13L N3 AD1N 47}{10 120N T3L N3 AD1N 48}$	V20	FMC1_LA16_N
$\frac{10 120N 13L N3 AD1N 40}{10 120N T3L N3 AD1N 64}$		RE DE TX P17
IO_120N_13L_N3_AD1N_66	R19	RE_DE_IX_III
$\frac{10_120N_15L_N3_AD1N_00}{10_120N_T3L_N3_AD1N_67}$	F91	$\frac{11111}{DDP3} \xrightarrow{22} DO20$
$\frac{10_120N_13L_N3_AD1N_07}{10_120N_T3L_N3_AD1N_68}$	L21 K17	$\begin{array}{c} DDR3_32_DQ29\\ \hline DDR3_32_A5 \end{array}$
$\frac{10_120N_13L_N3_AD1N_00}{10_120N_T2L_N2_AD1N_D00_65}$	D91	DDR5_52_A5
$\frac{10_120N_13L_N3_AD1N_D09_03}{10_120D_T2I_N2_AD1D_44}$	Г 21 АМ99	$\frac{\text{RGM112}_1 \text{ RD3}}{\text{DDP2}_{64} \text{ DO21}}$
$\frac{10_120F_13L_N2_AD1F_44}{10_120D_T2L_N2_AD1D_45}$	AWIZZ	$\frac{\text{DDR3}_{04}}{\text{DDR2}_{64}}$
$\frac{10_L20P_13L_N2_AD1P_43}{10_L20P_T2L_N2_AD1P_43}$	AF 10 A N 22	$\frac{\text{DDR3}_{04}\text{A9}}{\text{DDR3}_{64}\text{DOF6}}$
IO_L20P_13L_N2_AD1P_40	AN35	DDR3_04_DQ50
$IO_L20P_13L_N2_AD1P_47$	U24	FMCI_LA32_P
IO_L20P_13L_N2_AD1P_48	W 30	FMCI_LAI0_P
IO_L20P_13L_N2_AD1P_04	AN9 C10	DTM_EDGA_LVDGA_D
IO_L20P_13L_N2_AD1P_66	C12 D00	RIM_FPGA_LVDS2_P
IO_L20P_13L_N2_AD1P_67	E20	DDR3_32_DQ31
IU_L2UP_T3L_N2_AD1P_68	K18	DDK3_32_A3
IO_L20P_13L_N2_AD1P_D08_65	P20	KGMII2_TXD2
IO_L2IN_T3L_N5_AD8N_44	AN24	DDR3_64_DQ26
IO_L2IN_T3L_N5_AD8N_45	AF18	DDR3_64_CE0_N
IO_L2IN_T3L_N5_AD8N_46	AP31	DDR3_64_DQ59
IO_L21N_T3L_N5_AD8N_47	Y28	FMC1_LA31_N
IO_L21N_T3L_N5_AD8N_48	W34	FMC1_LA03_N





IO L21N T3L N5 AD8N 64	AL9	IO BX P19
$\frac{10_12111_101_101_100_11011_011}{10_12111_101_101_1001_1001_01}$	R11	FPCA ADC SYSPEE N
$\frac{10_12111_151_10_10011_00}{10_12111_121_105_10011_00}$	D11 F94	$\frac{110M_{MD0_{0}}15REF_{M}}{DDP3_{22}}$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	F 24 V15	$\begin{array}{c} DD10 _ 32 _ DQ20 \\ \hline DDD2 _ 22 _ A \\ \hline \end{array}$
IO_L2IN_I3L_N3_ADON_00	N10 D00	DDR5_32_A0
$10_121N_13L_N5_AD8N_D07_65$	R22	QSPII_IO3
IO_L2IP_T3L_N4_AD8P_44	AM24	DDR3_64_DQ24
IO_L21P_T3L_N4_AD8P_45	AE18	DDR3_64_A12
IO_L21P_T3L_N4_AD8P_46	AN31	DDR3_64_DQ61
IO_L21P_T3L_N4_AD8P_47	W28	FMC1_LA31_P
IO_L21P_T3L_N4_AD8P_48	V33	FMC1_LA03_P
IO_L21P_T3L_N4_AD8P_64	AK10	IO_RX_P18
IO_L21P_T3L_N4_AD8P_66	C11	FPGA_ADC_SYSREF_P
IO L21P T3L N4 AD8P 67	F23	DDR3 32 DQ24
IO L21P T3L N4 AD8P 68	L15	DDR3 32 A14
IO L21P T3L N4 AD8P D06 65	R21	OSPI1 IO2
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 122 \\ 10 \\ 122 \\ 10 \\ 122 \\ 10 \\ 10$	AP21	DDB3_64_DQS3_N
IO L22N T3U N7 DBC ADON 45	AE15	$\frac{DDR3}{64} \frac{64}{CK} \frac{CK}{N}$
IO_L22N_T3U_N7_DBC_AD0N_46		DDR3_64_DOS7_N
IO_122N_130_N7_DBC_AD0N_40	H1 54	$\frac{\text{DD}105_04_\text{D}057_\text{N}}{\text{FM}01_\text{I}1_\text{A}30_\text{N}}$
IO_L22N_IJO_N7_DBC_AD0N_47	021 V29	FMC1_LA30_N
IO_L22N_I3U_N7_DDC_AD0N_46	1.52	IO DV D17
IO_L22N_I3U_N7_DBC_AD0N_64	AP8	IO_KA_P1/
IO_L22N_T3U_N7_DBC_AD0N_66	E13	NC
IO_L22N_T3U_N7_DBC_AD0N_67	F20	DDR3_32_DQS3_N
IO_L22N_T3U_N7_DBC_AD0N_68	J18	DDR3_32_CK_N
IO_L22N_T3U_N7_DBC_AD0N_D05_65	L20	QSPI1_IO1
IO_L22P_T3U_N6_DBC_AD0P_44	AP20	DDR3_64_DQS3_P
IO_L22P_T3U_N6_DBC_AD0P_45	AE16	DDR3_64_CK_P
IO_L22P_T3U_N6_DBC_AD0P_46	AN34	DDR3_64_DQS7_P
IO_L22P_T3U_N6_DBC_AD0P_47	U26	FMC1_LA30_P
IO_L22P_T3U_N6_DBC_AD0P_48	Y31	FMC1_LA15_P
IO L22P T3U N6 DBC AD0P 64	AN8	IO TX P20
IO L22P T3U N6 DBC AD0P 66	F13	NC
IO L22P T3U N6 DBC AD0P 67	G20	DDR3 32 DQS3 P
IO L22P T3U N6 DBC AD0P 68	J19	DDR3 32 CK P
IO L22P T3U N6 DBC AD0P D04 65	M20	0SPI1_IO0
$\begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 $	AP25	DDB3_64_DO28
$\frac{10 _ 12301 _ 100 _ 110 _ 11}{10 _ 12301 _ 1311 _ 109 _ 45}$	AF17	DDB3_64_BA0
IO_L23N_T3U_N0_46	Δ N32	DDR3_64_D063
$\frac{10 \pm 23N \pm 130 \pm 10}{10 \pm 23N \pm 231} = 10 \pm 10$	W20	FMC1 I A20 N
$10_125N_150_N9_47$	W29 W24	FMC1_LA14_N
$10_123N_130_N9_40$	V 34 A 10	IO TV D10
$10_123N_130_N9_04$	AJ8	DTM DDCA LVDC1 N
10_L23N_13U_N9_66	A12	RIM_FPGA_LVDSI_N
10_L23N_13U_N9_67	F22	DDR3_32_DQ28
10_L23N_T3U_N9_68	J16	DDR3_32_A2
10_L23N_T3U_N9_12C_SDA_65	M21	FPGA_I2C_SDA
<u>10_L23P_T3U_N8_44</u>	AP24	DDR3_64_DQ30
_IO_L23P_T3U_N8_45	AE17	DDR3_64_A0
IO_L23P_T3U_N8_46	AM32	DDR3_64_DQ60
IO_L23P_T3U_N8_47	V29	FMC1_LA29_P
IO_L23P_T3U_N8_48	U34	FMC1_LA14_P
IO_L23P_T3U_N8_64	AJ9	IO_TX_P18
IO_L23P_T3U_N8_66	A13	RTM_FPGA_LVDS1_P
IO_L23P_T3U_N8_67	G22	DDR3_32_DQ30
	1	1





















IO_L8P_T1L_N2_AD5P_67	B25	DDR3_32_DQ11
IO_L8P_T1L_N2_AD5P_68	E15	DDR3_32_A0
IO_L8P_T1L_N2_AD5P_A16_65	L23	SMA_IO2_DIR
IO_L9N_T1L_N5_AD12N_44	AG25	DDR3_64_DQ15
IO L9N T1L N5 AD12N 45	AL15	DDR3 64 A11
IO L9N T1L N5 AD12N 46	AN28	DDR3 64 DQ43
IO L9N T1L N5 AD12N 47	AB20	FMC1 LA25 N
IO L9N T1L N5 AD12N 48	AF32	FMC1 LA09 N
IO L9N T1L N5 AD12N 64	AF12	DIO8
IO L9N T1L N5 AD12N 66	H8	RTM FPGA USR IO N
IO L9N T1L N5 AD12N 67	B26	DDR3 32 DQ15
IO L9N T1L N5 AD12N 68	F14	DDR3 32 RST N
IO L9N T1L N5 AD12N A15 D31 65	K25	SMA IO1 DIR
IO L9P T1L N4 AD12P 44	AG24	DDR3 64 DQ9
IO L9P T1L N4 AD12P 45	AK15	DDR3 64 A7
IO L9P T1L N4 AD12P 46	AN27	DDR3 64 DQ47
IO L9P T1L N4 AD12P 47	AA20	FMC1 LA25 P
IO L9P T1L N4 AD12P 48	AE32	FMC1 LA09 P
IO L9P T1L N4 AD12P 64	AE12	DIO7
IO L9P T1L N4 AD12P 66	J8	RTM FPGA USR IO P
IO L9P T1L N4 AD12P 67	C26	DDR3 32 DQ9
IO L9P T1L N4 AD12P 68	F15	NC
IO L9P T1L N4 AD12P A14 D30 65	L25	SMA IO2
IO TOU N12 64	AK11	SFP1 RATE SELECT
IO TOU N12 A28 65	H23	FPGA RESETn
	AD24	VRP 44
	AP19	VRP 45
	AG26	VRP 46
	AA28	VRP 47
IO TOU N12 VRP 48	AC29	VRP 48
IO TOU N12 VRP 66	A8	VRP 68
IO TOU N12 VRP 67	C29	VRP 67
IO TOU N12 VRP 68	A17	VRP 66
IO T1U N12 44	AF25	NC
IO_T1U_N12_45	AJ19	NC
IO_T1U_N12_46	AM31	NC
IO_T1U_N12_47	Y22	NC
IO_T1U_N12_48	AE31	NC
IO_T1U_N12_64	AJ11	DIO2
IO_T1U_N12_66	L9	NC
IO_T1U_N12_67	A23	NC
IO_T1U_N12_68	C16	NC
IO_T1U_N12_PERSTN1_65	N23	NC
IO_T2U_N12_44	AK25	HW_ID2
IO_T2U_N12_45	AH14	DDR3_64_A5
IO_T2U_N12_46	AH29	NC
IO_T2U_N12_47	Y21	NC
IO_T2U_N12_48	AA33	NC
IO_T2U_N12_64	AJ10	SFP1_LED2
IO_T2U_N12_66	F12	NC
IO_T2U_N12_67	A22	NC
IO_T2U_N12_68	H14	NC
IO T2U N12 CSI ADV B 65	N27	NC









IO_T3U_N12_44	AM25	HW_ID0
IO_T3U_N12_45	AD14	NC
IO_T3U_N12_46	AK33	NC
IO_T3U_N12_47	U29	NC
IO_T3U_N12_48	V32	NC
IO T3U N12 64	AM9	IO TX P17
$\begin{array}{c}$	E12	NC
$\begin{array}{c} 10 \\ \hline 10 \\ \hline 10 \\ \hline 12 \\ \hline 12 \\ \hline 67 \\ \hline \end{array}$	H22	NC
IO T3U N12 68	L17	NC
IO T3U N12 PERSTN0 65	K22	RGMII2 TXD1
	K7	FPGA M0
M1_0	L7	FPGA M1
M1_0 M2_0	M7	FPGA M2
MCTAVCC I 1	F30	CND
MGTAVCC_L-1	Г-30 Ц-90	CND
MGTAVCC_L-2	П29 191	GND
MGTAVCC_L-3	J31 N91	GND
MGTAVCC_L-4	N31 D20	GND
MGTAVCC_L-5	P29	GND
MGTAVCC_L-6	E31	GND
MGTAVCC_R-1	C6	MGTAVCC
MGTAVCC_R-10	AE6	MGTAVCC
MGTAVCC_R-11	AJ6	MGTAVCC
MGTAVCC_R-12	AL6	MGTAVCC
MGTAVCC_R-13	AN6	MGTAVCC
MGTAVCC_R-14	AG6	MGTAVCC
MGTAVCC_R-2	E6	MGTAVCC
MGTAVCC_R-3	G6	MGTAVCC
MGTAVCC_R-4	J6	MGTAVCC
MGTAVCC_R-5	L6	MGTAVCC
MGTAVCC_R-6	N6	MGTAVCC
MGTAVCC R-7	U6	MGTAVCC
MGTAVCC R-8	W6	MGTAVCC
MGTAVCC R-9	AC6	MGTAVCC
MGTAVTT L-1	G32	GND
MGTAVTT L-2	D33	GND
MGTAVTT L-3	R32	GND
MGTAVTT L-4	C32	GND
MGTAVTT L-5	K33	GND
MGTAVTT L-6	L32	GND
MGTAVTT L-7	D32	CND
MOTAVTT I 8	1 00 H33	CND
MOTAVIT D 1	1100 D0	MCTAVTT
MGIAVII_R-I MCTAVTT_D_10	Π2 ΔΜ2	MGIAVII
MGIAVII_R-10	AMD	
MGIAVII_R-II	AL2	
MGIAVII_R-12	AH3	MGIAVII
MGTAVTT_R-13	AG2	MGTAVTT
MGTAVTT_R-14	AD3	MGTAVTT
MGTAVTT_R-15	AC2	MGTAVTT
MGTAVTT_R-16	C2	MGTAVTT
MGTAVTT_R-2	T3	MGTAVTT
MGTAVTT_R-3	W2	MGTAVTT
MGTAVTT_R-4	Y3	MGTAVTT
MGTAVTT_R-5	M3	MGTAVTT





MGTAVTT_R-6	L2	MGTAVTT
MGTAVTT_R-7	H3	MGTAVTT
MGTAVTT_R-8	G2	MGTAVTT
MGTAVTT_R-9	D3	MGTAVTT
MGTAVTTRCAL_R	AP6	MGTAVTT
MGTHRXN0_224	AP1	SFP1RX_N
MGTHRXN0 225	AH1	GTP15RX N
MGTHRXN0 226	Y1	GTP11RX N
MGTHRXN0 227	M1	GTP7RX N
MGTHRXN0 228	E3	GTP3RX N
MGTHRXN1 224	AM1	SFP2RX N
MGTHRXN1 225	AF1	GTP14RX N
MGTHRXN1 226	V1	GTP10RX N
MGTHRXN1 227	K1	GTP6BX N
MGTHRXN1 228	D1	GTP2BX N
MGTHBXN2 224	AK1	BX4 N
MGTHRXN2 225		CTP13RX N
MGTHRXN2 226	T1	CTPORX N
MCTHRXN2_220	 日1	CTP5BX N
MCTHRXN2_227		CTD1PX N
MGTHRAN2_220		DV5 N
MGIHRAN5_224 MCTHDVN2_225	AJ5 AD1	CTD19DY N
MGTHRAN5_225 MCTHDVN2_226	ADI D1	CTDODY N
MGIHRANJ_220 MCTHDYN2_227		GIFORA_N
MGIHRAN3_227		GIP4RA_N
MGTHRAN3_228	A3	GIPURA_N
MGTHRXP0_224	AP2	SFPIRA_P
MGTHRXP0_225	AH2	GTP15RX_P
MGTHRXP0_226	¥2	GTPHRA_P
MGTHRXP0_227	M2	GTP7RX_P
MGTHRXP0_228	E4	GTP3RX_P
MGTHRXP1_224	AM2	SFP2RX_P
MGTHRXP1_225	AF2	GTP14RX_P
MGTHRXP1_226	V2	GTP10RX_P
MGTHRXP1_227	K2	GTP6RX_P
MGTHRXP1_228	D2	GTP2RX_P
MGTHRXP2_224	AK2	RX4_P
MGTHRXP2_225	AD2	GTP13RX_P
MGTHRXP2_226	T2	GTP9RX_P
MGTHRXP2_227	H2	GTP5RX_P
MGTHRXP2_228	B2	GTP1RX_P
MGTHRXP3_224	AJ4	RX5_P
MGTHRXP3_225	AB2	GTP12RX_P
MGTHRXP3_226	P2	GTP8RX_P
MGTHRXP3_227	F2	GTP4RX_P
MGTHRXP3_228	A4	GTP0RX_P
MGTHTXN0_224	AN3	SFP1TX_N
MGTHTXN0_225	AH5	GTP15TXC_N
MGTHTXN0_226	AA3	GTP11TXC_N
MGTHTXN0_227	N3	GTP7TXC_N
MGTHTXN0_228	F5	GTP3TXC_N
MGTHTXN1_224	AM5	SFP2TX_N
MGTHTXN1_225	AG3	GTP14TXC_N
MGTHTXN1_226	W3	GTP10TXC_N
L		1







	- • •	
NC-1	K31	NC
NC-10	M32	NC
NC-11	A34	NC
NC-12	A33	NC
NC-13	P31	NC
NC-14	N33	NC
NC-15	N34	NC
NC-16	P32	NC
NC-17	R29	NC
NC-18	R30	NC
NC-19	T31	NC
NC-2	J33	NC
NC-20	R33	NC
NC-21	R34	NC
NC-22	T32	NC
NC-23	B31	NC
NC-24	C33	NC
NC-25	C34	NC
NC-26	B32	NC
NC-27	J29	NC
NC-28	J30	NC
NC-29	D31	NC
NC-3	J34	NC
NC-30	E33	NC
NC-31	E34	NC
NC-32	D32	NC
NC-33	G29	NC
NC-34	F31	NC
NC-35	F32	NC
NC-36	G30	NC
NC-37	L29	NC
NC-38	L30	NC
NC-39	H31	NC
NC-4	K32	NC
NC-40	G33	NC
NC-41	G34	NC
NC-42	H32	NC
NC-5	N29	NC
NC-6	N30	NC
NC-7	M31	NC
NC-8	L33	NC
NC-9	L34	NC
POR_OVERRIDE	P7	POR_override
PROGRAM_B_0	T7	FPGA_PROG_B
PUDC_B_0	R7	PUDC
RDWR_FCS_B_0	U7	QSPI0_CS_B
TCK_0	AC9	FPGA_TCK
TDI_0	V9	FPGA_TDI
TDO_0	U9	FPGA_TDO

K29

M29

AA6

R6

GND

GND

MGTVCCAUX

MGTVCCAUX



MGTVCCAUX_L-1

MGTVCCAUX_L-2

MGTVCCAUX_R-1

MGTVCCAUX_R-2



VBATT AD7 FPGA VBATT ADC VCC VCCADC U12 VCCAUX_IO-1 M19 VCCAUX VCCAUX_IO-10 Y19 VCCAUX VCCAUX IO-11 V19 VCCAUX VCCAUX IO-2 R20 VCCAUX VCCAUX IO-3 P19 VCCAUX VCCAUX_IO-4 N18 VCCAUX VCCAUX_IO-5 U20 VCCAUX T19 VCCAUX W20 VCCAUX **AB19** VCCAUX AC18 VCCAUX AA8 VCCAUX AC8 VCCAUX VCCAUX U8 W8 VCCAUX Y17 VCCBRAM **AB17** VCCBRAM VCCBRAM V17 AA18 VCCBRAM R18 VCCINT M17 VCCINT P17 VCCINT U18 VCCINT W18 VCCINT T15 VCCINT N14 VCCINT R14 VCCINT N10 VCCINT R10 VCCINT VCCINT AC16 M13 VCCINT R8 VCCINT M9VCCINT VCCINT M11

FPGA_TMS

W9





TMS 0







VCCINT-33	AB11	VCCINT
VCCINT-34	AB13	VCCINT
VCCINT-35	AC10	VCCINT
VCCINT-36	AC14	VCCINT
VCCINT-37	T17	VCCINT
VCCINT-38	N8	VCCINT
VCCINT-39	N16	VCCINT
VCCINT-4	AB15	VCCINT
VCCINT-40	U16	VCCINT
VCCINT-41	W16	VCCINT
VCCINT-42	AA16	VCCINT
VCCINT-43	R16	VCCINT
VCCINT-44	AA14	VCCINT
VCCINT-5	AC12	VCCINT
VCCINT-6	T11	VCCINT
VCCINT-7	AA10	VCCINT
VCCINT-8	Y13	VCCINT
VCCINT-9	P11	VCCINT
VCCO 0-1	Y9	P3V3
VCCO_0-2	AB9	P3V3
VCCO 44-1	AM23	P1V5
VCCO 44-2	AF21	P1V5
VCCO 44-3	AH25	P1V5
VCCO 44-4	A.122	P1V5
VCCO 44-5	AN20	P1V5
VCCO 44-6	AE24	P1V5
VCCO 45-1	AG18	P1V5
VCCO 45-2	AH15	P1V5
VCCO 45-3	AE14	P1V5
VCCO 45-4	AD17	P1V5
VCCO 45-5	AL16	P1V5
VCCO 45-6	AP17	P1V5
VCCO 45-7	AK19	P1V5
VCCO 46-1	AL26	P1V5
VCCO 46-2	AJ32	P1V5
VCCO 46-3	AK29	P1V5
VCCO 46-4	AM33	P1V5
VCCO 46-5	AP27	P1V5
VCCO 46-6	AN30	P1V5
VCCO 46-7	AG28	P1V5
VCCO_47-1	11020 1128	P1V8
VCCO 47-2	V25	P1V8
VCCO_47-3	A A 26	P1V8
VCCO_47-4	T21	P1V8
VCCO_47-5	AB23	P1V8
VCCO_47-6	$\Delta C20$	P1V8
VCCO_47-7	W22	P1V8
VCCO_41-1	ΔC30	P1V8
VCCO 48-2	AE34	P1V8
VCCO 48-3	W35	P1V8
VCCO 48-4	Y20	P1V8
VCCO 48-5	1 2 3 A R 2 2	P1V8
VCCO 48-6	AF31	P1V8
	лгэг	1 1 1 0










B Gateware configurations

mathrm problem

Spline parametrization This is inherited from the pdq2 documentation

The method of compression is a polynomial basis spline (B-spline). The data consists of a sequence of knots. Each knot is described by a duration \$\Delta t\$ and spline coefficients $u_{n}\$ up to order k. If the knot is evaluated starting at time $t \{0\}$, the output u(t) for $t\in \{0\}, t\{0\}+dt = t$ is $s(t)=\sum {n=0}^{k}\int_{n=0}^{k}\int_{n}^{n+1}(t-t {0})^{n}=u {0}+u {1}(t-t {0})+\int_{n}^{n+1}(t-t {0})^{n}=u {0}+u {1}(t-t {0})+\int_{n}^{n+1}(t-t {0})^{n}+u {1}(t-t {0})^{n}+$ A sequence of such knots describes a spline waveform. From one discrete time \$i\$ to the next \$i+1\$ each accumulator \$v_{n,i}\$ is incremented by the value of the next higher order accumulator: $v_{n,i+1}=v_{n,i}+v_{n+1,i}$ For a cubic spline the mapping between accumulators' initial values $v_{n,0}$ and the polynomial derivatives or spline coefficients **\$u {n}\$** can be done off-line and must take into consideration the finite time step size \$\tau\$. The data for each knot is described by the integer duration \$T=\Delta t/\tau\$ and the initial values \$v {n,0}\$. This representation allows both transient large-bandwidth waveforms and slow but smooth large duty cycle waveforms to be described very efficiently.

Waveform parametrization The gateware will support at least 8 independent channels. Each channel emits waveforms of the general parametrization: \$\$z=\left(a_1e^{i(f_1 t+p_1)} + a_2e^{i(f_2 t+p_2)}\right)e^{i(f_0t+p_0)}\$\$ \$\$o=u+b_0\mathrm{Re}(z)+b_1\mathrm{Im}(z^\prime)\$\$

- **\$o\$** is the (real valued) output of a channel
- \$z\$ is the complex-valued output of the "generator" associated with each channel
- \$z^\prime\$ is the complex-valued output from the generator of each channel's "buddy" channel. Two adjaccent channels form a buddy pair. This enables seamless usage of the complex data path features in DACs, complex (IQ) analog modulation, and yields "four-tone" support on IQ channels for free.
- **\$u\$** and **\$a\$** are 16-bit cubic (third order) spline interpolators
- **\$p\$** are 16-bit constant (zeroth order) spline interpolators
- **\$f\$** are 48-bit linear (first order) interpolators
- **\$b\$** are switches (**\$1\$** or **\$0\$**)

Datapath details

- **\$f_\mathrm{DATA}\geq1\,\mathrm{GHz}\$**. Exact clock speed is TBD and depends on simultaneously meeting hardware constraints and an integer relationship with the RTIO clock and physics/noise requirements.
- Oscillator \$f_0,p_0\$ is sampled at \$f_{DATA}\$





- Interpolators are updated and interpolate at $f_\mathrm{Mathrm{DATA}/k}$ with \$k\$ typically 4 or 8 and \$f_\mathrm{DATA}/k \geq 125\,\mathrm{MHz}\$
- Oscillators $f_{1,2},p_{1,2}\$ are sampled at f_{DATA}/k
- All amplitude summing junctions shall implement saturating summation to prevent wrap-around.
- All amplitude summing junctions shall implement configurable and guaranteed gateware low-high limiters.
- All amplitude summing junctions shall register saturation events.
- To up-sample the data from the f_1 , f_2 oscillators by k before passing it into the f_0 oscillator, a CIC filter of order TBD shall be implemented for anti-aliasing. CIC filters are linear phase.
- To implement further anti-aliasing, a symmetric (thus linear phase) FIR filter with TBD taps (FPGA DSP resource limits) shall be implemented after the CIC filter.
- All spline interpolators and the total channel output shall be monitored by the ARTIQ channel monitoring infrastructure.
- All spline interpolators shall support ARTIQ injection/override.

Clocking and synchronization

- Timestamps for spline knot scheduling are at least 62 bit wide.
- Spline knots have 16-bit dynamic range in time.
- In order to support slower sweeps with sparser spline knots, the dynamic range of the spline coefficients can be extended using time stretcher. It decelerates the spline evolution/interpolation rate by a factor of 2^E .
- Waveform output shall be with deterministic latency with respect to the RTIO clock:
 - across channels on the same card (to within DAC chip specification)
 - across cards in the same rack (to within DAC chip and intra-rack DRTIO clock sycnchronization)
 - across racks controlled by the same core device (to within DAC chip and DRTIO clock synchronization)
- Each card can be clocked by an internal DAC clock derived from the RTIO clock or by an external DAC clock.
- When an external DAC clock is used, the waveform synchronization is ensured to within one DAC clock cycle (or the limit of the DAC chip whichever is higher) but below that depends on the phase of the external DAC clock.





- All spline knot interpolators can be updated independently (and also simultaneously) of each other.
- All spline interpolator latencies from the internal "RTIO clock reference plane" to the DAC output are matched and deterministic. Channel and board latencies are matched and deterministic (see above).
- Minimum spline knot duration is k/f_DATA .

Phase update modes The phase accumulator of the DDS cores can be updated in multiple different modes during a phase and/or frequency update.

- relative phase update: \$q^\prime(t) = q(t^\prime) + (p^\prime p) + (t t^\prime) f^\prime\$
- absolute phase update: \$q^\prime(t) = p^\prime + (t t^\prime) f^\prime\$
- phase coherent update: $q^{t} = p^{t} + (t T) f^{t}$, where
- **\$q\$/\$q^\prime\$**: old/new phase accumulator
- **\$p\$/\$p^\prime\$**: old/new phase offset
- **\$f^\prime\$**: new frequency
- \$t^\prime\$: timestamp of setting new \$p\$,\$f\$
- **\$T\$**: "origin" timestamp: beginning of experiment, boot of device, or arbitrary
- **\$t\$**: running time

Relative phase updates are called "continuous phase mode" and coherent updates are called "tracking phase mode" by some. Phase coherent updates can be mapped (in software/runtime) to absolute phase updates by transforming $p^{prime \longrightarrow p^{prime +} (t^{prime - T}) f^{prime}$. Since phase coherent updates require large multiplications is is questionable whether they can and should be implemented in gateware.

It is questionable whether phase coherent updates should or even can be supported for sweeping **\$p\$/\$f\$**. They can be supported for the modulation inputs (see below).

Modulation by RTIO To each spline interpolator (any of the nine \$f,p,a,u\$ in the waveform parametrization) a modulation (summarized as \$e_\mathrm{RTIO}\$) by a separate RTIO channel can be applied.

- The modulation is an additive offset for frequency and phase (**\$f,p\$**) and a multiplicative offset for amplitudes (**\$u,a\$**).
- The modulation is times like any other (non-interpolating) RTIO event, i.e. $\$ B\$ns time resolution and has the same value resolution as the spline interpolator it modulates.
- Default values are 0 for frequency and phase modulation (**\$f,p\$**) and 1 for amplitude modulation (**\$u,a\$**).
- Modulation is normalized to full scale.





Modulation by local DSP In addition to RTIO modulation $e_{\rm RTIO}$ there is "local DSP" modulation input to each spline interpolator.

• Same specifications and semantics as the RTIO modulation.

Local DSP A fully reconfigurable local DSP fabric with multiple IIR filters shall be included. The DSP switchyard supports servoing applications of various types.

• See redpid for a rough feature set.

Runtime and kernel interface

- Spline knot sequences can be generated off-line and embedded in ARTIQ experiments.
- Spline knot sequences can be generated at compile time.
- Spline knot sequences can be embedded into ARTIQ experiments and emitted to from the core device to the DRTIO channels during the experiments.
- Spline knot sequences can be computed dynamically on core device.
- Instead of emitting them directly to the DRTIO channel, spline knot sequences can be emitted into a named DMA context which stores the RTIO events in memory (either on the core device or right at the DRTIO channel in the card's DRAM) for later recall.
- Stored, named DMA segments can be replayed by name.
- Given enough slack to transmit DRTIO events and fill the channel FIFOs (from core device or from any DMA source), all boards, all channels, all splines can burst \$\geq128\$ knots each at \$\geq125\$MHz (BRAM FIFO limited). This is independent of whether the events are computed dynamically, off-line, embedded, reside in core device DRAM or remote DRAM.
- When sourcing waveforms from core device memory, the sustained aggregated spline knot rate across all interpolators is ≥2 MHz.
- Sourcing from remote DRTIO DMA the spline knot rate per board (aggregated over all channels and all interpolators on that board) is TBD MHz sustained for TBD knots (DRAM limited).
- Supports setting **\$e_\mathrm{DRTIO}\$** using standard DRTIO events.
- Supports configuring the DAC through RTIO-SPI
- Utility functions shall be made available to users for processing spline waveforms (scaling in value and time, resampling).
- Given a periodically sampled waveform (vector of values) routines shall
 - generate a spline waveform with a fixed knot duration
 - generate a spline waveform with specified knot count and variable knot duration





- generate a spline waveform with minimal knot count and specified RMS error
- given user-supplied spline waveform routines shall
 - generate a periodically sampled waveform (vector of values) with user specified resolution
 - determine validity (in-range)

Test Cases ARTIQ Python programs demonstrating the following will be provided.

- 1. Simultaneous generation of two-tone waveforms on 8 DAC channels where $f_{1}=f_{0}+Delta$ and $f_{2}=f_{0}-Delta$ where $f_{0}=200$ MHz and Delta=[0,50] MHz.
- 2. Playing a spline knot sequence demonstrating each spline interpolator in turn.
- 3. Replaying a 128 knot two-tone amplitude sequence from remote DMA.
- 4. Phase/frequency/amplitude shifting that sequence using \$e_\mathrm{DRTIO}\$.
- 5. Demonstrate relative and absolute phase mode.
- 6. Demonstrate deterministic channel alignment to one DAC clock cycle.
- 7. Demonstrate external and internal clocking.

B.0.1 Sayma SAWG data rate constraints

The fast smart arbitrary waveform channels require a significant amount of logic resources but also necessitate fulfilling several interacting constraints on operating frequencies and clock ratios.

For the DAC channel data rate $f_\mathrm{DATA}\$ on the JESD204B link, the following rules need to be observed.

- \$t_\mathrm{DATA} = t_\mathrm{RTIO_FINE}\$. DAC samples need to mesh with RTIO timestamps (e.g. RF switches on TTLs and SYS_REF tagging), otherwise DAC timing is not sample-accurate and samples will beat around RTIO timestamps. The RTIO timestamp granularity is a global design variable of an ARTIQ DRTIO fabric instance. The granularity does not need to be 1ns and can easily be altered globally, but it needs to be the same across the entire DRTIO fabric. If e.g. the core device has a coarse clock of 125MHz and the high resolution TTL provide three more bits of resolution, then the fine timestamp granularity needs to be 1ns (or an integer submultiple) everywhere.
- \$t_\mathrm{SLOWDDS}/k = t_\mathrm{FASTDDS} = t_\mathrm{DATA}\$ with \$k\$ a power of two. The accumulator phasing and datapath parallelization methods that allow generating multiple samples in a single clock cycle only work for powers of two.





- **\$t_\mathrm{SLOWDDS}\$** can potentially be as low as 4ns on Kintex 7 with speed grade 2 or better, certainly as low as 5ns. The possibility of 4ns fabric timing would need to be explored and verified.
- \$t_\mathrm{SLOWDDS} = m t_\mathrm{RTIO_FINE}\$: The spline interpolators, RTIO updates, and the slow DDS should mesh with the fine timestamp (e.g. RF switches on TTLs).
- \$t_\mathrm{SLOWDDS} = p t_\mathrm{RTIO}\$: The spline interpolators, RTIO updates, and the slow DDS should mesh with the coarse timestamp (e.g. relative to RF switches on coarse TTLs). \$p\$ is a power of two in the current ARTIQ architecture.
- \$f_\mathrm{DATA} \leq 1.09\,\mathrm{GHz}\$ or even 1.03,GHz\$ for typical DAC and FPGA transciever line rate.

The DAC sample rate **f_\mathrm{DAC}\$** after interpolation and up-sampling from **f_\mathrm{DATA}\$** needs to satisfy:

- \$f_\mathrm{DATA} \leq 2.4\,\mathrm{GHz}\$: Typical DAC sample rate
- $f_\mathrm{DAC} = q f_\mathrm{DATA}$ with $q \in \{1, 2, 4, 8\}$: Available interpolation options

Logic and RAM

- ARTIQ device CPU(s) and miscellaneous logic resources provide a good estimate for the additional logic required to support DRTIO. The kc705-nist_qc2 design occupies 23k LUT and 5Mb BRAM. The pipistrello-nist_qc1 design uses 15k LUT and 1Mb BRAM (on a slightly different architecture).
- parallelized FIR: 4 channel, 4x parallelism, 30 taps: 240 DSP
- parallelized HBF + tricks: 4 channel, 4x parallelism, 30 taps: 120 DSP
- RTIO FIFOs: 4 channel, 128 knots per RTIO channel: 4Mb
- PID, extrapolating from redpid (xc7z010): 2 channel 125MHz ADC/DAC + misc DSP, full servo crossbar matrix: 13 kLUT, 50 DSP

Several design studies were performed for different configurations of the Sayma SAWG channels:

- Sayma initial SAWG on kc705: 2 channel, 8x parallelism, 125MHz: 28k LUT
- Sayma advanced draft SAWG on kc705: 4 channel, 4x parallelism, 200MHz: 33k LUT
- Sayma advanced draft SAWG on kc705: 4 channel, 8x parallelism, 125MHz: 53k LUT
- Sayma advanced draft SAWG on kc705: 8 channel, 8x parallelism, 125MHz: 106k LUT
- Sayma advanced draft SAWG on kcu105: 4 channel 4x parallelism, 200MHz: 33k LUT





Data and sample rates Somewhere in the Sayma docs, we should have a page about clock distribution, giving users an overview of the different constrains that exist for clocking. This section should be merged into that and/or the SAWG docs. The following choices for data rates and lanes appear to be interesting (BW: bandwidth; SSB: single sideband; DSB: dual sideband; "size": resource usage in units of 13k LUTs per channel):

					\$f_1,f_2\$	BW mix
\$f_[lanes	"size"	DSB BW	2nd+3rd		
2.4GHz	600MHz	$6 \mathrm{GHz}$	8	4	$150 \mathrm{MHz}$	300-600-
						900MHz
2GHz	$1000 \mathrm{MHz}$	$10 \mathrm{GHz}$	8	8	$125 \mathrm{MHz}$	500-1000-
						$1500 \mathrm{MHz}$
$1.6 \mathrm{GHz}$	800MHz	8GHz	8	4	$200 \mathrm{MHz}$	400-800-
						$1200 \mathrm{MHz}$
300MHz	300MHz	6 GHz	4	2	$150 \mathrm{MHz}$	150 - 300 -
						$450 \mathrm{MHz}$

For 4 JESD lanes, use DAC "mix mode" (switching up-conversion by $f_\mathrm{DAC}\$) to emphasize second Nyquist zone from $f_\mathrm{DAC}/2$ to $f_\mathrm{DAC}\$. Zeros at 0Hz and $2\times f_\mathrm{DAC}\$.