

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)Search: The ACM Digital Library The Guide

Google, Inc.

THE GUIDE TO COMPUTING LITERATURE[survey](#)[Feedback](#) [Report a problem](#) [Satisfaction](#)**FCCM archive**

Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05) - Volume 00
2005 April 18 - 20, 2005

Additional Information: [full citation](#)**Table of Contents****Conference Organizers**

Page: .11

[Publisher Site](#)Additional Information: [full citation](#), [index terms](#)**Efficient Hardware Data Mining with the Apriori Algorithm on FPGAs**Zachary K. Baker, Viktor K. Prasanna
Pages: 3 - 12[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**A Novel 2D Filter Design Methodology for Heterogeneous Devices**Christos-Savvas Bouganis, George A. Constantinides, Peter Y.K. Cheung
Pages: 13 - 22[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Prototyping Architectural Support for Program Rollback Using FPGAs**Radu Teodorescu, Josep Torrellas
Pages: 23 - 32[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture**Zion Kwok, Steven J.E. Wilton
Pages: 35 - 44[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Handling Different Computational Granularity by a Reconfigurable IC Featuring Embedded FPGAs and a Network-on-Chip**Francesco Lertora, Michele Borgatti
Pages: 45 - 54[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation**Roman Lysecky, Frank Vahid, Sheldon X. -D. Tan
Pages: 57 - 62[Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable**

Controller

Lesley Shannon, Paul Chow

Pages: 63 - 72



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Evaluation of Code Generation Strategies for Scalar Replaced Codes in Fine-Grain Configurable Architectures

Pedro C. Diniz

Pages: 73 - 82



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

FPGA Particle Graphics Hardware

John Sachs Beeckler, Warren J. Gross

Pages: 85 - 94



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Reconfigurable Designs for Radiosity

Paul Baker, Tim Todman, Henry Styles, Wayne Luk

Pages: 95 - 104



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Hardware Factorization Based on Elliptic Curve Method

Martin Simka, Jan Pelzl, Thorsten Kleinjung, Jens Franke, Christine Priplata, Colin Stahlke, Milos Drutarovsky, Viktor Fischer

Pages: 107 - 116



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Metropolitan Road Traffic Simulation on FPGAs

Justin L. Tripp, Henning S. Mortveit, Anders A. Hansson, Maya Gokhale

Pages: 117 - 126



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Time Domain Numerical Simulation for Transient Waves on Reconfigurable Coprocessor Platform

Chuan He, Wei Zhao, Mi Lu

Pages: 127 - 136



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

COMA: A COoperative MAnagement Scheme for Energy Efficient Implementation of Real-Time Operating Systems on FPGA Based Soft Processors

Jingzhao Ou, Viktor K. Prasanna

Pages: 139 - 148



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

An Execution Environment for Reconfigurable Computing

Wenying Fu, Katherine Compton

Pages: 149 - 158



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Higher Radix Floating-Point Representations for FPGA-Based Arithmetic

Bryan Catanzaro, Brent Nelson

Pages: 161 - 170



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[An Analysis of the Double-Precision Floating-Point FFT on FPGAs](#)

K. Scott Hemmert, Keith D. Underwood

Pages: 171 - 180

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)**[A Comparison of Floating Point and Logarithmic Number Systems for FPGAs](#)**

Michael Haselman, Michael Beauchamp, Aaron Wood, Scott Hauck, Keith Underwood, K. Scott Hemmert

Pages: 181 - 190

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[Terrestrial-Based Radiation Upsets: A Cautionary Tale](#)**

Heather Quinn, Paul Graham

Pages: 193 - 202

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[Automating the Layout of Reconfigurable Subsystems Using Circuit Generators](#)**

Shawn Phillips, Scott Hauck

Pages: 203 - 212

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[Fast Reconfiguring Deep Packet Filter for 1+ Gigabit Network](#)**

Young H. Cho, William H. Mangione-Smith

Pages: 215 - 224

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)**[A Framework for Rule Processing in Reconfigurable Network Systems](#)**

Michael Attig, John Lockwood

Pages: 225 - 234

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[A Signature Match Processor Architecture for Network Intrusion Detection](#)**

Janardhan Singaraju, Long Bu, John A. Chandy

Pages: 235 - 242

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation](#)**

Jose Gabriel F. Coutinho, Jun Jiang, Wayne Luk

Pages: 245 - 254

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[Modeling and FPGA Implementation of Applications Using Parameterized Process Networks with Non-Static Parameters](#)**

Hristo Nikolov, Todor Stefanov, Ed Deprettere

Pages: 255 - 263

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**[A BIST Approach for Testing FPGAs Using JBITS](#)**

M. Y. Niamat, Surya S. Hejeebu, M. Alam

Pages: 267 - 268

[Full text available: Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)

Preliminary Report: FPGA Acceleration of Molecular Dynamics Computations

Yongfeng Gu, Tom Van Court, Douglas DiSabello, Martin C. Herbordt

Pages: 269 - 270

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**A High-Performance Asynchronous FPGA: Test Results**

David Fang, John Teifel, Rajit Manohar

Pages: 271 - 272

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Considering Run-Time Reconfiguration Overhead in Task Graph Transformations for Dynamically Reconfigurable Architectures**

Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil Dutt

Pages: 273 - 274

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**RAVIOLI " Reconfigurable Arithmetic Variable-Precision Implementations of On-Line Instructions**

Robert McIlhenny, Milos D. Ercegovac

Pages: 275 - 276

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**FIFO Communication Models in Operating Systems for Reconfigurable Computing**

J. A. Williams, N. W. Bergmann, X. Xie

Pages: 277 - 278

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Astrophysical Hydrodynamics Simulations on a Reconfigurable System**

Naohito Nakasato, Tsuyoshi Hamada

Pages: 279 - 280

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Post Synthesis Level Power Modeling of FPGAs**

Matthew French, Li Wang, Tyler Anderson, Michael Wirthlin

Pages: 281 - 282

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [index terms](#)**FPGA-Based CDMA Switch for Networks-on-Chip**

Daewook Kim, Manho Kim, Gerald E. Sobelman

Pages: 283 - 284

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**Design of Networked Reconfigurable Encryption Engine**

Shakith Fernando, Ha Yajun

Pages: 285 - 286

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [index terms](#)**A Virtual Machine for Merit-Based Runtime Reconfiguration**

Brian Greskamp, Ron Sass

Pages: 287 - 288

Full text available: [Publisher Site](#)Additional Information: [full citation](#), [index terms](#)**Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC**

Mark Holland, Scott Hauck

Pages: 289 - 290



[Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[The GAPLA: A Globally Asynchronous Locally Synchronous FPGA Architecture](#)

Xin Jia, Ranga Vemuri

Pages: 291 - 292



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Optimizing Technology Mapping for FPGAs Using CAMs](#)

Joshua M. Lucas, Raymond Hoare, Alex K. Jones

Pages: 293 - 294



[Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[An Architecture for Video Compression Based on the SCAN Algorithm](#)

H. Sofikitis, K. Roumpou, A. Dollas, N. Bourbakis

Pages: 295 - 296



[Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[An Open TCP/IP Core for Reconfigurable Logic](#)

Apostolos Dollas, Ioannis Ermis, Iosif Koidis, Ioannis Zisis, Christopher Kachris

Pages: 297 - 298



[Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[Mutable Codesign for Embedded Protocol Processing](#)

Todd Sproull, Gordon Brebner, Christopher Neely

Pages: 299 - 300



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybrid Systems](#)

M. D. Galanis, G. Dimitroulakos, C. E. Goutis

Pages: 301 - 302



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[An Embedded Reconfigurable Datapath for SoC](#)

Andrea Lodi, Luca Ciccarelli, Claudio Mucci, Roberto Giansante, Andrea Cappelli, Mario Toma

Pages: 303 - 304



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Systolic Architecture for Computing the Discrete Fourier Transform on FPGAs](#)

J. Greg Nash

Pages: 305 - 306



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Hardware Solution to Java Compressed Heap](#)

Mayumi Kato, Chia-Tien Dan Lo

Pages: 307 - 308



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[A General Purpose, Highly Efficient Communication Controller Architecture for Hardware Acceleration Platforms](#)

Petersen F. Curt, James P. Durbano, Fernando E. Ortiz, John R. Humphrey, Dennis W. Prather
Pages: 309 - 310

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Parallel Hardware Implementation of Cellular Learning Automata Based Evolutionary Computing \(CLA-EC\) on FPGA](#)

Arash Hariri, Reza Rastegar, Morteza Saheb Zamani, Mohammad R. Meybodi

Pages: 311 - 314

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Performance and Cost Analysis of Time-Multiplexed Execution on the Dynamically Reconfigurable Processor](#)

Hideharu Amano, Shohei Abe, Yohei Hasegawa, Katsuaki Deguchi, Masayasu Suzuki

Pages: 315 - 316

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[A System-on-Programmable Chip Approach for MIMO Sphere Decoder](#)

Jing Ma, Ximming Huang

Pages: 317 - 318

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform](#)

Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, Andre Linarth, Jurgen Teich, Jan van der Veen

Pages: 319 - 320

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Caronte: A Complete Methodology for the Implementation of Partially Dynamically Self-Reconfiguring Systems on FPGA Platforms](#)

Alberto Donato, Fabrizio Ferrandi, Massimo Redaelli, Marco D. Santambrogio, Donatella Sciuto

Pages: 321 - 322

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[High-Performance FPGA-Based General Reduction Methods](#)

Gerald R. Morris, Ling Zhuo, Viktor K. Prasanna

Pages: 323 - 324

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[Core-Based Methodology: An Automated Approach for Implementing a Complete System from Algorithms to a Heterogeneous Network including FPGAs](#)

Jasmine Lam, John McAllister, Jennifer Dudley

Pages: 325 - 326

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

[The DARPA Dynamic Programming Benchmark on a Reconfigurable Computer.](#)

Luis E. Cordova, Duncan A. Buell, Sreesa Akella

Pages: 327 - 328

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

[Massively Parallel Processors Generator for Reconfigurable System](#)

Tsuyoshi Hamada, Naohito Nakasato

Pages: 329 - 330

Full text available:  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

FPGA-Based Vector Processing for Solving Sparse Sets of Equations

Muhammad Z. Hasan, Sotirios G. Ziavras

Pages: 331 - 332



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

Exploiting Multi-Grained Parallelism in Reconfigurable SBC Architectures

Joseph Zambreno, Dan Honbo, Alok Choudhary

Pages: 333 - 334



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

On Distributed Reconfigurable Systems: Open Problems and Some Initial Solutions

Apostolos Dollas, Dionissios Efstathiou, Georgios Vernardos, Elias Polytarchos, Konstantinos Kazakos

Pages: 335 - 336



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

Author Index

Pages: 337 - 338



Full text available: [Publisher Site](#)

Additional Information: [full citation](#), [index terms](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)