# System Controller Firmware API Reference Guide

 $\mathsf{NXP}$ 

Fri Jun 19 2020 19:04:55

1 Overview		1
1.1 System Initialization and Boot	 	2
1.2 System Controller Communication	 	2
1.3 System Controller Services	 	2
1.3.1 Power Management Service	 	2
1.3.2 Resource Management Service	 	3
1.3.3 Pad Configuration Service	 	3
1.3.4 Timer Service	 	4
1.3.5 Interrupt Service	 	4
1.3.6 Security Service	 	4
1.3.7 Miscellaneous Service	 	4
2 Disclaimer		5
3 Usage		7
3.1 SCFW API	 	7
3.2 Loading	 	7
3.3 Boot Flags	 	7
3.4 CPU Start Address	 	8
3.4.1 Cortex-A Start Address	 	8
3.4.2 Cortex-M Start Address	 	9
3.5 Cortex-M4 DDR Aliasing	 	9
4 Resource Management		11
4.1 Partitions	 	11
4.2 Resources	 	12
4.3 Pads	 	13
4.4 Memory Regions	 	13
4.5 SCFW API	 	14
4.6 Hardware Resource/Memory Isolation	 	14
4.7 Example	 	16
5 Power Management		19
5.1 Wake from Low Power	 	19
5.1.1 Wake Event Sources	 	19
5.1.2 GIC Wake Events	 	19
5.1.3 IRQSTEER Wake Events	 	20
5.1.4 SCU Wake Events	 	20
5.1.5 Pad Wake Events	 	21
5.2 System Power Off	 	21
5.3 Reset Control	 	21

RPC Protocol	23
6.1 Remote Procedure Call	23
6.2 Inter-Processor Communication	24
6.3 Interrupts	24
6.3.1 SCFW to Client Interrupts	24
6.3.1.1 Interrupt Service Request	24
6.3.1.2 Cortex-M Wake	24
6.3.1.3 Cold Boot Flag	25
6.3.1.4 Cortex-M Debug Wake	25
6.3.2 Client to SCFW Interrupts	25
6.3.2.1 RPC/IPC Reset Request	25
6.4 Flags/Status	25
6.4.1 SCFW to Client Flags/Status	25
6.5 Porting	26
6.6 API Message Formats	26
6.6.1 sc_pm_set_sys_power_mode()	26
6.6.2 sc_pm_set_partition_power_mode()	27
6.6.3 sc_pm_get_sys_power_mode()	27
6.6.4 sc_pm_partition_wake()	27
6.6.5 sc_pm_set_resource_power_mode()	27
6.6.6 sc_pm_set_resource_power_mode_all()	28
6.6.7 sc_pm_get_resource_power_mode()	28
6.6.8 sc_pm_req_low_power_mode()	28
6.6.9 sc_pm_req_cpu_low_power_mode()	28
6.6.10 sc_pm_set_cpu_resume_addr()	29
6.6.11 sc_pm_set_cpu_resume()	29
6.6.12 sc_pm_req_sys_if_power_mode()	29
6.6.13 sc_pm_set_clock_rate()	29
6.6.14 sc_pm_get_clock_rate()	30
6.6.15 sc_pm_clock_enable()	30
6.6.16 sc_pm_set_clock_parent()	30
6.6.17 sc_pm_get_clock_parent()	31
6.6.18 sc_pm_reset()	31
6.6.19 sc_pm_reset_reason()	31
6.6.20 sc_pm_get_reset_part()	31
6.6.21 sc_pm_boot()	32
6.6.22 sc_pm_set_boot_parm()	32
6.6.23 sc_pm_reboot()	32
6.6.24 sc_pm_reboot_partition()	32
	6.1 Remote Procedure Call 6.2 Inter-Processor Communication 6.3 Interrupts 6.3.1 SCFW to Client Interrupts 6.3.1.1 Interrupt Service Request 6.3.1.2 Cortex-M Wake 6.3.1.3 Cold Boot Flag 6.3.1.4 Cortex-M Debug Wake 6.3.2 Client to SCFW Interrupts 6.3.2.1 RPC/IPC Reset Request 6.4 Flags/Status 6.4.1 SCFW to Client Flags/Status 6.5 Porting 6.6 API Message Formats 6.6.1 sc_pm_set_sys_power_mode() 6.6.2 sc_pm_set_partition_power_mode() 6.6.3 sc_pm_get_sys_power_mode() 6.6.4 sc_pm_partition_wake() 6.6.5 sc_pm_set_resource_power_mode() 6.6.6 sc_pm_set_resource_power_mode() 6.6.6 sc_pm_set_resource_power_mode() 6.6.7 sc_pm_get_resource_power_mode() 6.6.8 sc_pm_req_low_power_mode() 6.6.10 sc_pm_set_clook_pract() 6.6.11 sc_pm_set_clook_pract() 6.6.12 sc_pm_set_clook_pract() 6.6.15 sc_pm_set_clook_pract() 6.6.15 sc_pm_set_clook_pract() 6.6.16 sc_pm_set_clook_pract() 6.6.17 sc_pm_get_clook_pracnt() 6.6.18 sc_pm_set_clook_pracnt() 6.6.19 sc_pm_set_clook_pracnt() 6.6.19 sc_pm_set_clook_pracnt() 6.6.19 sc_pm_set_clook_pracnt() 6.6.20 sc_pm_set_boot_parm() 6.6.21 sc_pm_boot() 6.6.22 sc_pm_set_boot_parm() 6.6.22 sc_pm_set_boot_parm() 6.6.22 sc_pm_set_boot_parm() 6.6.22 sc_pm_set_boot_parm()

6.6.25 sc_pm_reboot_continue()
6.6.26 sc_pm_cpu_start()
6.6.27 sc_pm_cpu_reset()
6.6.28 sc_pm_resource_reset()
6.6.29 sc_pm_is_partition_started()
6.6.30 sc_rm_partition_alloc()
6.6.31 sc_rm_set_confidential()
6.6.32 sc_rm_partition_free()
6.6.33 sc_rm_get_did()
6.6.34 sc_rm_partition_static()
6.6.35 sc_rm_partition_lock()
6.6.36 sc_rm_get_partition()
6.6.37 sc_rm_set_parent()
6.6.38 sc_rm_move_all()
6.6.39 sc_rm_assign_resource()
6.6.40 sc_rm_set_resource_movable()
6.6.41 sc_rm_set_subsys_rsrc_movable()
6.6.42 sc_rm_set_master_attributes()
6.6.43 sc_rm_set_master_sid()
6.6.44 sc_rm_set_peripheral_permissions()
6.6.45 sc_rm_is_resource_owned()
6.6.46 sc_rm_get_resource_owner()
6.6.47 sc_rm_is_resource_master()
6.6.48 sc_rm_is_resource_peripheral()
6.6.49 sc_rm_get_resource_info()
6.6.50 sc_rm_memreg_alloc()
6.6.51 sc_rm_memreg_split()
6.6.52 sc_rm_memreg_frag()
6.6.53 sc_rm_memreg_free()
6.6.54 sc_rm_find_memreg()
6.6.55 sc_rm_assign_memreg()
6.6.56 sc_rm_set_memreg_permissions()
6.6.57 sc_rm_set_memreg_iee()
6.6.58 sc_rm_is_memreg_owned()
6.6.59 sc_rm_get_memreg_info()
6.6.60 sc_rm_assign_pad()
6.6.61 sc_rm_set_pad_movable()
6.6.62 sc_rm_is_pad_owned()
6.6.63 sc_rm_dump()

6.6.64 sc_timer_set_wdog_timeout()
6.6.65 sc_timer_set_wdog_pre_timeout()
6.6.66 sc_timer_set_wdog_window()
6.6.67 sc_timer_start_wdog()
6.6.68 sc_timer_stop_wdog()
6.6.69 sc_timer_ping_wdog()
6.6.70 sc_timer_get_wdog_status()
6.6.71 sc_timer_pt_get_wdog_status()
6.6.72 sc_timer_set_wdog_action()
6.6.73 sc_timer_set_rtc_time()
6.6.74 sc_timer_get_rtc_time()
6.6.75 sc_timer_get_rtc_sec1970()
6.6.76 sc_timer_set_rtc_alarm()
6.6.77 sc_timer_set_rtc_periodic_alarm()
6.6.78 sc_timer_cancel_rtc_alarm()
6.6.79 sc_timer_set_rtc_calb()
6.6.80 sc_timer_set_sysctr_alarm()
6.6.81 sc_timer_set_sysctr_periodic_alarm()
6.6.82 sc_timer_cancel_sysctr_alarm()
6.6.83 sc_pad_set_mux()
6.6.84 sc_pad_get_mux()
6.6.85 sc_pad_set_gp()
6.6.86 sc_pad_get_gp()
6.6.87 sc_pad_set_wakeup()
6.6.88 sc_pad_get_wakeup()
6.6.89 sc_pad_set_all()
6.6.90 sc_pad_get_all()
6.6.91 sc_pad_set()
6.6.92 sc_pad_get()
6.6.93 sc_pad_config()
6.6.94 sc_pad_set_gp_28fdsoi()
6.6.95 sc_pad_get_gp_28fdsoi()
6.6.96 sc_pad_set_gp_28fdsoi_hsic()
6.6.97 sc_pad_get_gp_28fdsoi_hsic()
6.6.98 sc_pad_set_gp_28fdsoi_comp()
6.6.99 sc_pad_get_gp_28fdsoi_comp()
6.6.100 sc_misc_set_control()
6.6.101 sc_misc_get_control()
6.6.102 sc_misc_set_max_dma_group()

6.6.103 sc_misc_set_dma_group()
6.6.104 sc_misc_debug_out()
6.6.105 sc_misc_waveform_capture()
6.6.106 sc_misc_build_info()
6.6.107 sc_misc_api_ver()
6.6.108 sc_misc_unique_id()
6.6.109 sc_misc_set_ari()
6.6.110 sc_misc_boot_status()
6.6.111 sc_misc_boot_done()
6.6.112 sc_misc_otp_fuse_read()
6.6.113 sc_misc_otp_fuse_write()
6.6.114 sc_misc_set_temp()
6.6.115 sc_misc_get_temp()
6.6.116 sc_misc_get_boot_dev()
6.6.117 sc_misc_get_boot_type()
6.6.118 sc_misc_get_boot_container()
6.6.119 sc_misc_get_button_status()
6.6.120 sc_misc_rompatch_checksum()
6.6.121 sc_misc_board_ioctl()
6.6.122 sc_seco_image_load()
6.6.123 sc_seco_authenticate()
6.6.124 sc_seco_enh_authenticate()
6.6.125 sc_seco_forward_lifecycle()
6.6.126 sc_seco_return_lifecycle()
6.6.127 sc_seco_commit()
6.6.128 sc_seco_attest_mode()
6.6.129 sc_seco_attest()
6.6.130 sc_seco_get_attest_pkey()
6.6.131 sc_seco_get_attest_sign()
6.6.132 sc_seco_attest_verify()
6.6.133 sc_seco_gen_key_blob()
6.6.134 sc_seco_load_key()
6.6.135 sc_seco_get_mp_key()
6.6.136 sc_seco_update_mpmr()
6.6.137 sc_seco_get_mp_sign()
6.6.138 sc_seco_build_info()
6.6.139 sc_seco_chip_info()
6.6.140 sc_seco_enable_debug()
6.6.141 sc_seco_get_event()

6.6.142 sc_seco_fuse_write()	6	4
6.6.143 sc_seco_patch()	6	5
6.6.144 sc_seco_set_mono_counter_partition()	6	5
6.6.145 sc_seco_set_fips_mode()	6	5
6.6.146 sc_seco_start_rng()	6	5
6.6.147 sc_seco_sab_msg()	6	6
6.6.148 sc_seco_secvio_enable()	6	6
6.6.149 sc_seco_secvio_config()	6	6
6.6.150 sc_seco_secvio_dgo_config()	6	7
6.6.151 sc_irq_enable()	6	7
6.6.152 sc_irq_status()	6	7
7 Module Index	6	9
7.1 Modules	6	9
8 File Index	7	
8.1 File List	7	1
9 Module Documentation	7	3
9.1 MISC: Miscellaneous Service	7	3
9.1.1 Detailed Description	7	5
9.1.2 Function Documentation	7	5
9.1.2.1 sc_misc_set_control()	7	5
9.1.2.2 sc_misc_get_control()	7	6
9.1.2.3 sc_misc_set_max_dma_group()	7	7
9.1.2.4 sc_misc_set_dma_group()	7	7
9.1.2.5 sc_misc_debug_out()	7	8
9.1.2.6 sc_misc_waveform_capture()	7	8
9.1.2.7 sc_misc_build_info()	7	9
9.1.2.8 sc_misc_api_ver()	7	9
9.1.2.9 sc_misc_unique_id()	7	9
9.1.2.10 sc_misc_set_ari()	8	0
9.1.2.11 sc_misc_boot_status()	8	0
9.1.2.12 sc_misc_boot_done()	8	1
9.1.2.13 sc_misc_otp_fuse_read()	8	1
9.1.2.14 sc_misc_otp_fuse_write()	8	2
9.1.2.15 sc_misc_set_temp()	8	3
9.1.2.16 sc_misc_get_temp()	8	3
9.1.2.17 sc_misc_get_boot_dev()	8	4
9.1.2.18 sc_misc_get_boot_type()	8	4

9.1.2.19 sc_misc_get_boot_container()85
9.1.2.20 sc_misc_get_button_status()
9.1.2.21 sc_misc_rompatch_checksum()
9.1.2.22 sc_misc_board_ioctl()
9.2 IRQ: Interrupt Service
9.2.1 Detailed Description
9.2.2 Function Documentation
9.2.2.1 sc_irq_enable()
9.2.2.2 sc_irq_status()
9.3 PAD: Pad Service
9.3.1 Detailed Description
9.3.2 Typedef Documentation
9.3.2.1 sc_pad_config_t
9.3.2.2 sc_pad_iso_t
9.3.2.3 sc_pad_28fdsoi_dse_t
9.3.2.4 sc_pad_28fdsoi_ps_t
9.3.2.5 sc_pad_28fdsoi_pus_t
9.3.3 Function Documentation
9.3.3.1 sc_pad_set_mux()
9.3.3.2 sc_pad_get_mux()
9.3.3.3 sc_pad_set_gp()
9.3.3.4 sc_pad_get_gp()
9.3.3.5 sc_pad_set_wakeup()
9.3.3.6 sc_pad_get_wakeup()
9.3.3.7 sc_pad_set_all()
9.3.3.8 sc_pad_get_all()
9.3.3.9 sc_pad_set()
9.3.3.10 sc_pad_get()
9.3.3.11 sc_pad_config()
9.3.3.12 sc_pad_set_gp_28fdsoi()
9.3.3.13 sc_pad_get_gp_28fdsoi()
9.3.3.14 sc_pad_set_gp_28fdsoi_hsic()
9.3.3.15 sc_pad_get_gp_28fdsoi_hsic()
9.3.3.16 sc_pad_set_gp_28fdsoi_comp()
9.3.3.17 sc_pad_get_gp_28fdsoi_comp()
9.4 PM: Power Management Service
9.4.1 Detailed Description
9.4.2 Typedef Documentation
9.4.2.1 sc pm power mode t

9.4.3 Function Documentation
9.4.3.1 sc_pm_set_sys_power_mode()
9.4.3.2 sc_pm_set_partition_power_mode()
9.4.3.3 sc_pm_get_sys_power_mode()
9.4.3.4 sc_pm_partition_wake()
9.4.3.5 sc_pm_set_resource_power_mode()
9.4.3.6 sc_pm_set_resource_power_mode_all()
9.4.3.7 sc_pm_get_resource_power_mode()
9.4.3.8 sc_pm_req_low_power_mode()
9.4.3.9 sc_pm_req_cpu_low_power_mode()
9.4.3.10 sc_pm_set_cpu_resume_addr()
9.4.3.11 sc_pm_set_cpu_resume()
9.4.3.12 sc_pm_req_sys_if_power_mode()
9.4.3.13 sc_pm_set_clock_rate()
9.4.3.14 sc_pm_get_clock_rate()
9.4.3.15 sc_pm_clock_enable()
9.4.3.16 sc_pm_set_clock_parent()
9.4.3.17 sc_pm_get_clock_parent()
9.4.3.18 sc_pm_reset()
9.4.3.19 sc_pm_reset_reason()
9.4.3.20 sc_pm_get_reset_part()
9.4.3.21 sc_pm_boot()
9.4.3.22 sc_pm_set_boot_parm()
9.4.3.23 sc_pm_reboot()
9.4.3.24 sc_pm_reboot_partition()
9.4.3.25 sc_pm_reboot_continue()
9.4.3.26 sc_pm_cpu_start()
9.4.3.27 sc_pm_cpu_reset()
9.4.3.28 sc_pm_resource_reset()
9.4.3.29 sc_pm_is_partition_started()
9.5 SECO: Security Service
9.5.1 Detailed Description
9.5.2 Function Documentation
9.5.2.1 sc_seco_image_load()
9.5.2.2 sc_seco_authenticate()
9.5.2.3 sc_seco_enh_authenticate()
9.5.2.4 sc_seco_forward_lifecycle()
9.5.2.5 sc_seco_return_lifecycle()
9.5.2.6 sc_seco_commit()

9.5.2.7 sc_seco_attest_mode()	42
9.5.2.8 sc_seco_attest()	43
9.5.2.9 sc_seco_get_attest_pkey()	43
9.5.2.10 sc_seco_get_attest_sign()	44
9.5.2.11 sc_seco_attest_verify()	45
9.5.2.12 sc_seco_gen_key_blob()	46
9.5.2.13 sc_seco_load_key()	47
9.5.2.14 sc_seco_get_mp_key()	47
9.5.2.15 sc_seco_update_mpmr()	48
9.5.2.16 sc_seco_get_mp_sign()	49
9.5.2.17 sc_seco_build_info()	50
9.5.2.18 sc_seco_chip_info()	50
9.5.2.19 sc_seco_enable_debug()	51
9.5.2.20 sc_seco_get_event()	51
9.5.2.21 sc_seco_fuse_write()	52
9.5.2.22 sc_seco_patch()	52
9.5.2.23 sc_seco_set_mono_counter_partition()	53
9.5.2.24 sc_seco_set_fips_mode()	54
9.5.2.25 sc_seco_start_rng()	55
9.5.2.26 sc_seco_sab_msg()	55
9.5.2.27 sc_seco_secvio_enable()	56
9.5.2.28 sc_seco_secvio_config()	57
9.5.2.29 sc_seco_secvio_dgo_config()	58
9.6 RM: Resource Management Service	59
9.6.1 Detailed Description	62
9.6.2 Typedef Documentation	65
9.6.2.1 sc_rm_perm_t	65
9.6.2.2 sc_rm_rmsg_t	65
9.6.3 Function Documentation	65
9.6.3.1 sc_rm_partition_alloc()	65
9.6.3.2 sc_rm_set_confidential()	66
9.6.3.3 sc_rm_partition_free()	67
9.6.3.4 sc_rm_get_did()	67
9.6.3.5 sc_rm_partition_static()	68
9.6.3.6 sc_rm_partition_lock()	68
9.6.3.7 sc_rm_get_partition()	69
9.6.3.8 sc_rm_set_parent()	69
9.6.3.9 sc_rm_move_all()	70
9.6.3.10 sc_rm_assign_resource()	71

9.6.3.11 sc_rm_set_resource_movable()	/2
9.6.3.12 sc_rm_set_subsys_rsrc_movable()	72
9.6.3.13 sc_rm_set_master_attributes()	73
9.6.3.14 sc_rm_set_master_sid()	74
9.6.3.15 sc_rm_set_peripheral_permissions()	75
9.6.3.16 sc_rm_is_resource_owned()	75
9.6.3.17 sc_rm_get_resource_owner()	76
9.6.3.18 sc_rm_is_resource_master()	76
9.6.3.19 sc_rm_is_resource_peripheral()	77
9.6.3.20 sc_rm_get_resource_info()	77
9.6.3.21 sc_rm_memreg_alloc()	78
9.6.3.22 sc_rm_memreg_split()	79
9.6.3.23 sc_rm_memreg_frag()	79
9.6.3.24 sc_rm_memreg_free()	30
9.6.3.25 sc_rm_find_memreg()	31
9.6.3.26 sc_rm_assign_memreg()	31
9.6.3.27 sc_rm_set_memreg_permissions()	32
9.6.3.28 sc_rm_set_memreg_iee()	33
9.6.3.29 sc_rm_is_memreg_owned()	34
9.6.3.30 sc_rm_get_memreg_info()	34
9.6.3.31 sc_rm_assign_pad()	35
9.6.3.32 sc_rm_set_pad_movable()	35
9.6.3.33 sc_rm_is_pad_owned()	36
9.6.3.34 sc_rm_dump()	36
9.7 TIMER: Timer Service	37
9.7.1 Detailed Description	38
9.7.2 Function Documentation	38
9.7.2.1 sc_timer_set_wdog_timeout()	38
9.7.2.2 sc_timer_set_wdog_pre_timeout()	39
9.7.2.3 sc_timer_set_wdog_window()	39
9.7.2.4 sc_timer_start_wdog()	90
9.7.2.5 sc_timer_stop_wdog()	90
9.7.2.6 sc_timer_ping_wdog()	<b>9</b> 1
9.7.2.7 sc_timer_get_wdog_status()	<b>9</b> 1
9.7.2.8 sc_timer_pt_get_wdog_status()	<del>)</del> 2
9.7.2.9 sc_timer_set_wdog_action()	}2
9.7.2.10 sc_timer_set_rtc_time()	}3
9.7.2.11 sc_timer_get_rtc_time()	}4
9.7.2.12 sc_timer_get_rtc_sec1970()	}4

241

	9.7.2.13 sc_timer_set_rtc_alarm()	95
	9.7.2.14 sc_timer_set_rtc_periodic_alarm()	95
	9.7.2.15 sc_timer_cancel_rtc_alarm()	96
	9.7.2.16 sc_timer_set_rtc_calb()	96
	9.7.2.17 sc_timer_set_sysctr_alarm()	97
	9.7.2.18 sc_timer_set_sysctr_periodic_alarm()	97
	9.7.2.19 sc_timer_cancel_sysctr_alarm()	98
10 File Documer	ntation 1	99
10.1 platform	/main/ipc.h File Reference	99
10.1.1 [	Detailed Description	99
10.1.2 F	Function Documentation	99
	10.1.2.1 sc_ipc_open()	99
	10.1.2.2 sc_ipc_close()	00
	10.1.2.3 sc_ipc_read()	00
	10.1.2.4 sc_ipc_write()	00
10.2 platform	/main/types.h File Reference	01
10.2.1 [	Detailed Description	18
10.2.2	Macro Definition Documentation	18
	10.2.2.1 SC_R_NONE	18
	10.2.2.2 SC_P_ALL	18
10.2.3	Typedef Documentation	18
	10.2.3.1 sc_rsrc_t	18
	10.2.3.2 sc_pad_t	18
10.3 platform	/svc/misc/api.h File Reference	18
10.3.1 [	Detailed Description	21
10.4 platform	/svc/irq/api.h File Reference	21
10.4.1 [	Detailed Description	23
10.5 platform	/svc/pad/api.h File Reference	23
10.5.1 [	Detailed Description	26
10.6 platform	/svc/pm/api.h File Reference	27
10.6.1 [	Detailed Description	31
10.7 platform	/svc/seco/api.h File Reference	31
10.7.1 [	Detailed Description	34
10.8 platform	/svc/rm/api.h File Reference	34
10.8.1 [	Detailed Description	37
10.9 platform	/svc/timer/api.h File Reference	37
10.9.1 [	Detailed Description	39

Index

# **Overview**

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (FW). This overview describes the features of the SCFW and the APIs exposed to other software components.

### Features include:

- System Initialization and Boot
- System Controller Communication
- Power Management
- · Resource Management
- · Pad Configuration
- Timers
- Interrupts
- Security
- Miscellaneous

Due to this abstraction, some HW described in the SoC RM that is used by the SCFW is not directly accessible to other cores. This includes:

- All resources in the SCU subsystem (SCU M4, SCU LPUART, SCU LPI2C, etc.).
- · All resource accessed via MSI links from the SCU subsystem (inc. pads, DSC, XRDC2, eCSR)
- · OCRAM controller, CAAM MP, eDMA MP & LPCG
- DB STC & LPCG, IMG GPR
- · GIC/IRQSTR LPCG, IRQSTR.SCU and IRQSTR.CTI
- · Some features of SNVS such as the RTC, button, and LPGPR1
- · Any other resources reserved by the port of the SCFW to the board

Note also the SECO uses some resources like CAAM JR0-1, SNVS LPGPR0, etc.

2 Overview

## 1.1 System Initialization and Boot

The SC firmware runs on the SCU immediately after the SCU Read-only-memory (ROM) finishes loading code/data images from the first container. It is responsible for initializing many aspects of the system. This includes additional power and clock configuration and resource isolation hardware configuration. By default, the SC firmware configures the primary boot core to own most of the resources and launches the boot core. Additional configuration can be done by boot code.

## 1.2 System Controller Communication

Other software components in the system communicate to the SC via an exposed API library. This library is implemented to make Remote Procedure Calls (RPC) via an underlying Inter-Processor Communication (IPC) mechanism. The IPC is facilitated by a hardware-based mailbox system.

Software components (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

## 1.3 System Controller Services

The SCFW provides API access to all the system controller functionality exported to other software systems. This includes:

### 1.3.1 Power Management Service

All aspects of power management including power control, bias control, clock control, reset control, and wake-up event monitoring are grouped within the SC Power Management service.

- **Power Control** The SC firmware is responsible for centralized management of power controls and external power management devices. It manages the power state and voltage of power domains as well as bias control. It also resets peripherals as required due to power state transitions. This is all done via the API by communicating power state needs for individual resources.
- Clock Control The SC firmware is responsible for centralized management of clock controls. This includes clock sources such as oscillators and PLLs as well as clock dividers, muxes, and gates. This is all done via the API by communicating clocking needs for individual resources.
- Reset Control The SC firmware is responsible for reset control. This includes booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

Before any hardware in the SoC can be used, SW must first power up the resource and enable any clocks that it requires, otherwise access will generate a bus error. More detail can be found in the Power Management section. The Power Management (PM) API is documented here.

### 1.3.2 Resource Management Service

SC firmware is responsible for managing ownership and access permissions to system resources. The features of the resource management service supported by SC firmware include:

- Management of system resources such as SoC peripherals, memory regions, and pads
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments including multiple operating systems executing on different cores, TrustZone, and hypervisor
- · Associates ownership with requests from messaging units within a resource partition
- · Allows memory to be divided into memory regions that are then managed like other resources
- Allows owners to configure access permissions to resources
- Configures hardware components to provide hardware enforced isolation
- · Configures hardware components to directly control secure/nonsecure attribute driven on bus fabric
- Provides ownership and access permission information to other system controller functions (e.g. pad ownership information to the pad muxing functions)

Protection of resources is provided in two ways. First, the SCFW itself checks resource access rights when API calls are made that affect a specific resource. Depending on the API call, this may require that the caller be the owner, parent of the owner, or an ancestor of the owner. Second, any hardware available to enforce access controls is configured based on the RM state. This includes the configuration of IP such as XRDC2, XRDC, or RDC, as well as management pages of IP like CAAM.

Partitions own resources, pads, and memory regions. This includes owning MU resources to communicate with the  $S \leftarrow CFW$ . API calls to the SCFW lookup the owner of the MU the call comes in on, and that is treated as the calling partition. Different API calls then enforce operations based on the relationship of the calling partition to the partition being acted on. This association does not directly determine who can access the programming model of a resource IP. This is solely determine by the access rights defined (per partition) for the resource. Note partitions do not have owners (they are the owners), but they do have parent/child relationships. The creator of a partition is the parent unless that parent calls the API to change the parent. If no parent is desired, then the parent should be set to 0 (the SCFW itself). Being the patent provides some rights with respect to API calling (but not peripheral access).

More detail can be found in the Resource Management section. The Resource Management (RM) API is documented here.

### 1.3.3 Pad Configuration Service

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- · Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

The Pad (PAD) API is documented here.

4 Overview

#### 1.3.4 Timer Service

Many timer oriented services are grouped within the SC Timer service. This includes watchdogs, RTC, and system counter.

- Watchdog The SC firmware provides "virtual" watchdogs for all execution environments. Features include
  update of the watchdog timeout, start/stop of the watchdog, refresh of the watchdog, return of the watchdog
  status such as maximum watchdog timeout that can be set, watchdog timeout interval, and watchdog timeout
  interval remaining.
- Real-Time-Clock The SC firmware is responsible for providing access to the RTC. Features include setting the time, getting the time, and setting alarms.
- System Counter The SC firmware is responsible for providing access to the SYSCTR. Features include setting
  an absolute alarm or a relative, periodic alarm. Reading is done directly via local hardware interfaces available
  for each CPU.

The Timer API is documented here.

#### 1.3.5 Interrupt Service

The System Controller needs a method to inform users about asynchronous notification events. This is done via the Interrupt service. The service provides APIs to enable/disable interrupts to the user and to read the status of pending interrupts. Reading the status automatically clears any pending state. The Interrupt (IRQ) API is documented here.

### 1.3.6 Security Service

The SC firmware provides access to many security functions including:

- · Image Authentication
- Generating, exporting, and loading key blobs
- · Fuse programming
- Lifecycle management
- Attestation

The Security (SECO) API is documented here.

See the SECO API Reference Guide for more info.

#### 1.3.7 Miscellaneous Service

On previous i.MX devices, miscellaneous features were controlled using IOMUX GPR registers with signals connected to configurable hardware. This functionality is being replaced with DSC GPR signals. SC firmware is responsible for programming the GPR signals to configure these subsystem features. The SC firmware also responsible for monitoring various temperature, voltage, and clock sensors.

- **Controls** The SC firmware provides access to miscellaneous controls. Features include software request to set (write) miscellaneous controls and software request to get (read) miscellaneous controls.
- DMA The SC firmware provides access to DMA channel grouping and priority functions.
- Temp The SC firmware provides access to temperature sensors.

The Miscellaneous (MISC) API is documented here.

# **Disclaimer**

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp. com/SalesTermsandConditions. While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREE ← NCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE P LUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobile ← GT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and ?Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

(c) 2020 NXP B.V.



6	Disclaime

# **Usage**

### 3.1 SCFW API

Calling the functions in the SCFW requires a client API which utilizes an RPC/IPC layer to communicate to the SC—FW binary running on the SCU. Application environments (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

The SCFW API is documented in the individual API sections. There are examples in the Details section for each service.

- · Resource Management
- Power Management
- Pad Configuration
- Timers
- Interrupts
- Miscellaneous

# 3.2 Loading

The SCFW is loaded by including the binary (scfw\_tcm.bin) in the boot container.

## 3.3 Boot Flags

The image container holding the SCFW should also have the boot flags configured. This is a set of flags (32-bits) specified with the -flags option to mkimage.

These are defined as:

8 Usage

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

See the sc\_rm\_partition\_alloc() function for more info. Note some of the flags are inverted before calling this function! This results in a default (all 0) which is appropriate for normal OS execution. That is a partition which is secure, isolated, not restricted, not grant, coherent, no early start, and no DDR test.

## 3.4 CPU Start Address

The execution address passed in the boot container is used by the SCFW to start the CPU. This is done by calling sc\_pm\_boot() or sc\_pm\_cpu\_start(), depending on the partition info specified in the container. This address is restricted by the hardware implementation.

### 3.4.1 Cortex-A Start Address

These cores are restricted to the following. Note the allowed address is CPU dependent.

Address	CPU
0x00000000	Any
0x00000040	1
0x00000080	2
0x000000C0	3
0x00000100	0
0x00000140	1
0x00000180	2
0x000001C0	3
0x00010000	1
0x00020000	2
0x00030000	3
0x80000000	Any
0x80000040	1
0x80000080	2
0x800000C0	3
0x80000100	0
0x80000140	1
0x80000180	2
0x800001C0	3
0x80010000	1
0x80020000	2
0x80030000	3

NXP - All Rights Reserved

Some devices alias OCRAM to ROM. On these, if an OCRAM address is specified the SCFW will modify it to a ROM address. This will allow the code to be fetched from the OCRAM. Be warned the PC will be in the ROM address space.

### 3.4.2 Cortex-M Start Address

The hardware has no mechanism to set the boot address. These cores will always start at the beginning of TCM. The SCFW will take any other address specified and write a jump instruction to the beginning of TCM.

## 3.5 Cortex-M4 DDR Aliasing

Devices without a SMMU include a basic translation block that can be leveraged to alias DDR memory onto the Cortex-M4 code bus. This aliasing allows performance improvements when Cortex-M4 code is located in DDR memory. The Cortex-M4 image can active aliasing during execution by updating the MCM Process ID register (MCM\_PID). The DDR region will be aliased to the FlexSPI0 memory-mapped (XIP) space.

The following mappings are supported:

MCM_PID	DDR Region	Size	Alias
0x7E	0x88000000 - 0x8FFFFFF	128MB	0x08000000 - 0x0FFFFFF
0x7F	0x90000000 - 0x97FFFFF	128MB	0x10000000 - 0x17FFFFF
Other	N/A	N/A	No Alias

Aliasing must be activated while executing from a non-aliased region. The recommended flow to boot the Cortex-M4 into an aliased DDR region is as follows:

- · Link the image for the aliased region
- Reset vector must point to unaliased DDR start address
- · Specify the load address to be unaliased DDR region in the boot container
- · After Cortex-M4 execution begins from unaliased DDR, jump to the aliased region

#### Notes:

- Enabling aliasing via the MCM PID will result in loss of access to the corresponding FlexSPI address space.
- Use caution when using the Cortex-M4 code and system bus caches while aliasing is active to avoid coherency issues.

10	Usage

# **Resource Management**

SCFW is responsible for managing ownership and access permissions to system resources. The resource management functions of the SCFW are used to divide up the System on a Chip (SoC) resources and to control master transaction attributes and peripheral access permissions. The features supported by the SCFW are:

- Management of system resources such as SoC peripherals, memory regions and pads.
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments.
- · Allows owners to configure access permissions to resources.
- · Provides hardware enforced isolation.

See the Overview. The Resource Management (RM) API is documented here.

## 4.1 Partitions

One of the primary concepts of resource management in the SCFW is resource partitions (aka partitions). These are used to define a 'logical SoC' made up of resources, pads, and memory regions.

Partitions have the following characteristics. All partitions:

- · can be created and destroyed, at boot and dynamically during run-time,
- · have a hierarchical relationship, every partition has a parent,
- own resources (master and peripheral), pads, and memory regions,
- are restricted, by default, to only accessing the resources they own,
- · can be booted, rebooted, and powered down,
- have a power state; can transition to other power states,
- have a watchdog timer, RTC alarm, and system counter alarm.

Partitions are created by calling the SCFW to allocate them. Resources, pads, memory regions, etc. are then assigned or moved to the new partition thus defining the 'logical SoC'. The SCFW uses an assignment scheme for resource management rather than an allocation scheme. This is similar to virtualization and VMs.

At boot all resources belong to one partition. The SCFW creates some partitions in the board porting layer and then others are created dynamically by the running CPUs. Partitions should be created in the SCFW for any CPU that will be started by the SCFW due to parameters passed from the ROM and defined in the boot image containers.

Partitions can be created in several ways. They can be created by default by the SCFW using parameters passed from the ROM (determined by parameters in the boot container), they can be created in the board\_system\_config() function of the board porting layer of the SCFW, or be created dynamically by calling sc rm partition alloc().

Partitions have several attributes that are defined when they are created:

- Secure by default, master would generate secure transactions and resources would require secure access. Only a secure partition can create another secure partition. Used primarily for TrustZone.
- **Isolated** use XRDC2 to isolate. Should be true for all partitions except when a secure partition creates a non-secure partitions running on the same CPU as a secure partition. This parameter just results in the partition having the same DID as the parent.
- Restricted true if the partition cannot create partitions.
- Grant true if all resources in this partition should always remain accessible to the parent. Only used when
  creating a partition with no CPUs. Useful to just isolate the access of a bus master like a DMA channel to a
  subset of memory.
- Coherent true if this partition will contain both AP clusters running in an SMP configuration.

The boot partition parameters come from the container. See the Boot Flags section.

In addition, partitions can be made confidential using the sc\_rm\_set\_confidential() function. A confidential partition cannot not have any resource or memory assigned to it anymore. Useful for some security related use-cases.

The parent/child relationship directly affects partition reboot. When a partition is rebooted, its child partitions are automatically deleted and all resources returned to the parent. This allows the parent to rerun and again recreate the child partition like it did when it ran the first time. For more information on resets and partition reboot, see the Reset section of the Porting Guide.

### 4.2 Resources

Resources represent the IP blocks in the SoC. They can be masters (i.e. generate bus transactions), peripherals (i.e. e. have a programming model), or both. Resources always have an owning (only one) partition. Access control of resources consists of two primary mechanisms:

• API Access - the SCFW API functions use info like the calling partition and resource parameter to decide if actions can be take on a resource. The ownership of the resource and hierarchical relationship of the owning partition and the calling partition are used to decide if operations are authorized. These access rights vary by function and are described in the function documentation.

4.3 Pads 13

• Hardware Protection - the SCFW programs the underlying protection hardware (XRDC2 in the case of i.MX8) to control which masters can access which peripherals. Access permissions are maintained for each resource and can be set by the owner for each accessing partition. By default, only masters in a partition can only access peripherals in the same partition.

Resources can be assigned or moved by the owner to another partition. Master resources can have security, privilege, SMMU bypass, and streamID (SID) set. Peripheral resources can have access permissions set. The security state of masters can only be set if the partition owning the master is secure. Master resources generate a domain ID (DID) on the bus identifying what partition they belong to. All master resources in a partition generate the same ID so they all have the same access rights (CPUs and all other bus masters). For example, a DC assigned to a partition can only access memory accessible to that partition. The partition needs to either own the memory or the memory needs to have access rights granted to that partition using sc\_rm\_set\_memreg\_permissions(). If this needs to be a subset of memory then a new memory region should be created using one of the split or frag functions.

Note that not all resources have independent access controls. This is a function of the hardware design. Some peripherals share access control programming. This is often the case for display and camera interfaces. The entire interface (interface IP, PWM, I2C, LPCG, etc.) are in a single 64K page and have a single access control slot.

While Cortex-A cores part of a cluster can be assigned to different partitions, this is not guaranteed to always identify bus transactions as belonging to a core. Due to variations in microarchitecture of different Cortex-A cores, they have varying abilities to identify traffic as belonging to a specific core. This ability depends on transaction type (strongly ordered, device, exclusive, normal, etc.) as well as L1/L2 cache usage. Because cores can define these transaction properties themselves, isolation between CPUs in a cluster can never be considered secure. Because of this, i.MX8 processors do not have a product requirement to support this capability and the ability to isolate cores is not tested. CPUs in a cluster should always be in the same partition as the cluster.

### 4.3 Pads

Pads represent the individual pads of the SoC. They are owned by partitions. They have no direct access, so access control is similar to the SCFW API access control of resources.

# 4.4 Memory Regions

Memory regions represent blocks of memory with a start and end address. Once defined, they have ownership and access controls similar to resources. They support both kinds of access protections. The memory region owner can:

- · assign/move to another partition
- · can create a new memory region within the bounds of an existing owned region
- · can split a region
- · can configure access permissions

The SCFW implementation supports a maximum of 64 memory regions. Beyond this, the HW implementation further restricts the number of regions and this restriction varies depending on what HW checker is used for each memory and how many regions that specific checker supports. For example, most i.MX8 SoC have a limit of 16 regions for the DDR address range. Of these 16, one is used by the SCFW to define a I/O space pass through so the effective limit for SCFW API use is 15 unique DDR regions. Also, the SCFW will optimize usage of the HW regions. For example, if two regions are coincident, it will only use one HW region to enforce the access policy. These totals are for the entire system.

### 4.5 SCFW API

CPUs in partitions make SCFW API calls via a remote procedure call (RPC) mechanism. The RPC mechanism serializes the call and sends it over an inter-processor communication (IPC) mechanism implemented via message units (MU). Message units are resources and since all resources are owned by a partition, the SCFW can identify the owner and hence determine the calling partition. The calling partition is often used to determine if an operation is allowed or not.

The SCFW has the following services that operate on partitions and resources:

- · Resource Management (RM) used to manage partitions, resources, pads, memory regions
- · Power Management (PM) used to boot, reboot, and change power state of partitions and resources
- · Timer used to configure and use partitions-specific watchdogs and alarms
- Interrupt (IRQ) used to manage interrupts sent to partitions via their MUs

The other services (pad, miscellaneous, and security) do not operate on partitions or resources. The Resource Management (RM) API is documented here.

Note there are eight MUs (five in LSIO, one in each M4, and one in the SCU itself) that are used to communicate to the SCFW). This is because one end of each of these is accessible only via a private bus used by the SCU.

- SC R MU 0A-4A (A side used by CPUs, B-side used by SCU)
- SC\_R\_M4\_0\_MU\_1A (A side used by CPU, B-side used by SCU)
- SC R M4 1 MU 1A (A side used by CPU, B-side used by SCU)
- SC\_R\_SC\_MU\_1A in the SCU (both sides used by SCU for loopback testing)

The SCFW does not dictate which CPU uses each of these. Access is controlled by the standard SCFW RM partitioning. SCFW has to power at least one up for each CPU and these are specified in the boot container. The default in mkimage is the M4 MU for each M4 and MU 0A for the AP.

Beyond this, all usage is determined by the board.c port and the AP/M4 SW. Access to MUs is controlled by the SCFW RM partitioning which is configured in board.c and at run-time by the SW themselves. Typical usage is MU\_0A is kept and used by the AP secure code and MU\_1A is used by the AP non-secure code. Using AP clusters to run separate OSes or using a hypervisor would require additional usage of these MUs.

## 4.6 Hardware Resource/Memory Isolation

The i.MX8 SoC contains a mix of Cortex-A and Cortex-M CPUs which frequently operate in an asymmetric mode with different software environments executing on them (OSes, RTOSes, etc.). To keep these SW environments from unintentionally interfering with each other, i.MX8 contains HW mechanisms to enforce isolation. These mechanisms operate in a manner similar to ARM's TrustZone in that transactions from masters are annotated with user-side band information to indicate their domain and the access controls allow/disallow access to peripherals/memory based on this information.

The HW that does this is the XRDC2 (aka XRDC). The XRDC consists of a manager (per subsystem), MDAC, PAC, MSC, and MRC components. The MDAC is used to annotate the transactions and the PAC, MSC, and MRC are used to control access. See the figure below for the basic XRDC integration architecture. In i.MX8, the XRDC replaces the RDC and TrustZone components (CSU, TZASC, etc.) found in previous i.MX processors.




Figure 4.1 XRDC Interaction for Bus Transactions

There are five XRDC components:

- Manager (MGR) provides the programming interface for the entire XRDC
- Master Domain Assignment Controller (MDAC) identifies transaction sources/types and appends information such as domain ID (DID), streamID (SID), etc.
- Peripheral Access Controller (PAC) accepts/rejects transactions based on transaction attributes and programmed permissions; supports up to 128 different peripherals (IPS or APB based); based on module enables and/or select signals so has no concept of addressing
- Memory Space Controller (MSC) accepts/rejects transactions based on transaction attributes and programmed permissions; supports a single memory space; has no concept of addressing
- Memory Region Controller (MRC) accepts/rejects transactions based on transaction attributes and programmed permissions; supports multiple memory spaces by allowing the overall space to be divided into regions (with programmable start/end addresses)

16 Resource Management

The SCFW configures the XRDC2 components based on partition, resource, and memory region configuration. For more information on the XRDC capabilities, refer to the XRDC2 section of the RM.

## 4.7 Example

The following shows the partition creation for an example system. Initially, the SCFW creates three partitions. The SCFW and SECO partitions are secure and isolated. The boot partition parameters depend on the boot flags from the boot image container. These would also normally be secure and isolated. The boot partition contains all the memory and almost all the resources. Only the minimal resources required for the SCFW and SECO to function are owned by those partitions.




Figure 4.2 Initial Partition Configuration

Before starting the CPUs, the SCFW calls board\_system\_config(). This is where the partitions are created for CPUs started by the SCFW. These partitions usually have code loaded by the ROM and execution automatically started by the SCFW. Partitions can also be created for CPUs that aren't started immediately by the SCFW. Code can be loaded for these partitions by the ROM at boot by defining them as data images with mkimage. Code could also be loaded by the parent so long as it has access rights to the memory. The parent can then boot such a partition later by calling sc pm\_boot(). An M4 partition would normally be non-secure.

4.7 Example 17




Figure 4.3 Board Partition Configuration

The boot partition can also be considered the ATF partition because that is the first thing run on the AP core. ATF creates a partition for Linux to use. This partition would typically be non-secure and not isolated. The Cortex-A CPUs, MU0A, the SC\_R\_SYSTEM resource, and a little bit of memory are kept by the ATF partition. All other resources are assigned to the Linux partition.




Figure 4.4 Final Partition Configuration

ATF starts Linux. Linux could dynamically create an additional partition for the other M4 to handle something like sensor fusion or a media processing engine.

Resource Ma	anagement
-------------	-----------

# **Power Management**

SCFW is responsible for managing the power state of the SoC. This includes static and dynamic power management, clock management, and reset control. The features supported by the SCFW are:

- · Changing the power state of the system, partitions, and resources.
- · Configuring clocks and PLLs.
- · Configuring and responding to wake-up sources.
- · Reset control including booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

See the Overview. The Power Management (PM) API is documented here.

### 5.1 Wake from Low Power

#### 5.1.1 Wake Event Sources

The SoC RM provides some background on the wakeup capability of the IRQSTEER and GIC modules. The wakeup outputs of the IRQSTEER and GIC are connected to IRQ lines of the SCU and fielded by SCFW to wake up the respective CPU for wake event processing. The SCFW Interrupt Service can also generate wakeup events that do not require the GIC or IRQSTEER to remain active. Each of these wake events sources are described in the sections below. Note the tradeoff between flexibility of the wakeup method and power consumption that must considered during system design.

#### 5.1.2 GIC Wake Events

The GIC module provides a facility to transition each redistributor interface into a sleep state with wakeup capability. AP software uses the GICR\_WAKER register to quiesce the respective redistributor interface. Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using sc\_pm\_req\_cpu\_low\_power\_mode(). Note that the GIC must be powered and clocked to generate a wake event. The following table shows the GIC wakeup options available:

20 Power Management

sc_pm_req_cpu_low_power_← mode wake src parameter	Wakeup Description	Notes
SC_PM_SRC_GIC	GIC wakeup will cause SCFW to wake the respective CPU	GIC resource must remain powered and clocked (power mode >= LP). System power consumption will be higher to keep respective subsystem with GIC powered and clocked. K← S1 power mode is inhibited with this wake method.
SC_PM_WAKE_SRC_IRQSTEE↔ R_GIC	Refer to IRQSTEER wake events in the next section	

### 5.1.3 IRQSTEER Wake Events

One of the IRQSTEER module instances (SC\_R\_IRQSTR\_SCU2) is reserved for AP wake events. The IRQST—EER does not require clocks to generate a wakeup event and therefore offers lower power consumption than GIC wakeup methods. Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using sc\_pm\_req\_cpu\_low\_power\_mode(). Note that the IRQSTEER must be powered to generate a wake event. The following table shows the IRQSTEER wakeup options available:

sc_pm_req_cpu_low_power_←	Wakeup Description	Notes
mode		
wake_src parameter	O at a second constitute first at a second constitute	OIO LIDOOTEED
SC_PM_WAKE_SRC_IRQSTEE↔ R_GIC	2-stage wakeup with first stage being IRQSTEER and second stage being GIC	GIC and IRQSTEER resources must remain powered (power mode >= STBY). AP software must "replicate" the desired wake sources from the GIC to the IRQSTEER. System power consumption will be higher to keep respective subsystem with G← IC and IRQSTEER powered. K← S1 power mode is inhibited with this wake method.
SC_PM_WAKE_SRC_IRQSTEER	IRQSTEER wakeup will cause SC← FW to wake the "primary" CPU	IRQSTEER resource must remain powered (power mode >= STBY). System power consumption will be higher to keep respective subsystem with IRQSTEER powered. K← S1 power mode is inhibited with this wake method. Primary CPU designated using sc_pm_set_cpu← _resume.

### 5.1.4 SCU Wake Events

SCU wake events allow the entire system to be placed into retention/powered down. These wake sources are enabled using the SCFW IRQ service API (sc\_irq\_enable). Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using sc\_pm\_req\_cpu\_low\_power\_mode(). The following table shows the SCU wakeup options available:

5.2 System Power Off 21

sc_pm_req_cpu_low_power_← mode wake_src parameter	Wakeup Description	Notes
SC_PM_WAKE_SRC_SCU	SCU wake event will wake the "primary" CPU	GIC and IRQSTEER resources can be powered down. KS1 power mode is possible with this wake method.

A summary of SCU wake events supported by SCFW:

- RTC
- ON\_OFF button
- Pad event
- · System Counter

### 5.1.5 Pad Wake Events

The pad modules provide a programmable wakeup capability. Software must enable and configure the respective pad to generate a wakeup using the SCFW IRQ Service API. The following is an example of the calls required to enable and service a pad wake events for the UART RX signal (note that SCFW API return error checking removed for simplicity).

```
/* Register for PAD wakeup *
sc_irq_enable(ipc, MU_RSRC, SC_IRQ_GROUP_WAKE, SC_IRQ_PAD, SC_TRUE);
/* Enable UART_RX pad wakeup */
sc_pad_set_wakeup(ipc, UART_RX_PAD, SC_PAD_WAKEUP_LOW_LVL);
/* Enter low-power mode and wait for wakeup... */
/* Query SCU wakeup event status */
uint32_t status;
sc_irq_status(ipc, MU_RSRC, SC_IRQ_GROUP_WAKE, &status);
/* Check for pad wakeup */
if (status & SC_IRQ_PAD)
    /* Check for UART_RX pad wakeup */
    /* Note: SCFW updates pending pad wakeup config to SC_PAD_WAKEUP_OFF */
    sc_pad_wakeup_t uart_wakeup;
    sc_pad_get_wakeup(ipc, UART_RX_PAD, &uart_wakeup);
    if (uart_wakeup == SC_PAD_WAKEUP_OFF)
        /* UART_RX pad generated wake event */
        /* Else some other pad caused the wake event */
        /* Disable the UART_RX pad wakeup */
        sc_pad_set_wakeup(ipc, UART_RX_PAD, SC_PAD_WAKEUP_OFF);
```

# 5.2 System Power Off

The system can be powered off by calling sc\_pm\_set\_sys\_power\_mode() with mode = SC\_PM\_PW\_MODE\_OFF. This calls board\_power() in board.c to allow for port specific control of the PMIC. Note only a caller with access to the SC\_R\_SYSTEM resource can call this function.

### 5.3 Reset Control

For more info on resets, see the Reset section. This includes booting and rebooting partitions, rebooting the system, starting/stopping CPUs, and watchdog usage.

22 **Power Management** 

# **Chapter 6**

# **RPC Protocol**

Clients of the SCFW make function calls using a Remote Procedure Call (RPC) mechanism. This is constructed on top of an Inter-Processor Communication (IPC) layer. The RPC mechanism is independent of the IPC mechanism. All that is required is that the IPC mechanism can send and receive messages consisting of a series of 32-bit words. Message lengths can vary between different APIs but are fixed for a specific API.

The RPC protocol is documented here for reference ONLY. It is expected clients will make use of the exported API. Using the protocol directly is not supported and makes it impossible to provide customer support.

#### 6.1 Remote Procedure Call

The RPC implementation is all generated via script. Interface Description Language (IDL) lines exist in the API header files to describe the calling conventions of each API call. This supports integer and unsigned values of 8-, 16-, 32-, and 64-bit sizes. Special provisions are also provided for boolean types and error returns. Float is not supported.

The RPC mechanism is synchronous. Almost all API calls construct a series of 32-bit words to form a request, send the request, receive a response, deconstruct the response (also a series of 32-bit words), and return to the caller. The corresponding function on the SCFW side (server side) is not called until a complete valid request is received.

Messages consist of a header followed by a variable number of parameter words. Parameter words are packed starting with the largest parameters. Parameters passed by pointer may exist in the send request and the response depending on how they are defined in the IDL (in, out, both). Empty slots are undefined and may not be 0.

The header is a single 32-bit word consisting of four bytes:

- · version the protocol version
- size size of the message in words including the header
- · svc service index
- · func function index within the service

Note for return messages, svc=1U. Also, to minimize the number of words in the return value, func is replaced by the return value if it is an 8-bit type.

#### 6.2 Inter-Processor Communication

The primary IPC mechanism implemented by the SCFW is via Message Unit (MU) IP (up to eight of them).

The MU has four TX and four RX registers, each capable of generating an interrupt. The SCFW IPC uses all four to create a single channel in both directions.

All message start with the first MU TX register. Words are written in order into successive registers and wrap back to the first if the message is greater than four words. Transmission blocks if the next TX register is not empty. The response is handled the same way. It always starts with the first RX register and wraps if the message is longer than four words. Transmission blocks if the next RX register is empty. On the SCFW-side, this is all interrupt driven. The message is buffered (per MU) and the API call into the SCFW only occurs when a complete valid request is received.

RPC messages can take many mS to complete. The API is fully synchronous and a timeout period should not be used as it would confuse the IPC state machine in the SCFW.

There is also an IPC mechanism implemented via UART as part of the SCFW debug monitor. This can be used to write test code that runs on a host connected via the SCU UART.

#### 6.3 Interrupts

#### 6.3.1 SCFW to Client Interrupts

The client-side IPC driver usually makes use of the MU TX/RX interrupts to transfer data. In addition, the SCFW makes use of the MU general-purpose interrupts to inform the client of various events that need attention. These four interrupts are defined in the rpc.h file delivered as part of the API export package:

Interrupt	MU GIRx	Use
SC_RPC_MU_GIR_SVC	0	Interrupt Service Request
SC_RPC_MU_GIR_WAKE	1	Cortex-M Wake
SC_RPC_MU_GIR_BOOT	2	Cold Boot Flag
SC_RPC_MU_GIR_DBG	3	Cortex-M Debug Wake

#### 6.3.1.1 Interrupt Service Request

This interrupt is generated when the SCFW needs servicing. This behavior is managed using the Interrupt Service API. Interrupts are collected into groups, each containing up to 32 interrupts. The groups and interrupts are listed in the api.h file for the interrupt service.

The client should call <code>sc\_irq\_enable()</code> to enable an interrupt. When the interrupt is serviced, the client should call <code>sc\_irq\_status()</code> for each group to determine the needed actions and figure out what component (i.e. OS driver) call-backs should be called. Calling <code>sc\_irq\_status()</code> also clears the pending status of the interrupt. As a result, the SCFW Interrupt Service acts as an interrupt collector/dispatcher mechanism.

#### 6.3.1.2 Cortex-M Wake

This MU general-purpose IRQ is used to force a wakeup event prior to stopping a Cortex-M CPU in order to maintain coherency between the AWIC and core sleep state. Cortex-M SW should always enable.

6.4 Flags/Status 25

#### 6.3.1.3 Cold Boot Flag

This interrupt is not used as an interrupt. It is used as a clearable flag that indicates the client is booting after a cold reset. Because the SoC has multiple CPUs that could be sharing memory, a cold reset of a single CPU may not be able to actually reset the memory that CPU is using. This flag informs clients they should clear any state maintained in memory.

#### 6.3.1.4 Cortex-M Debug Wake

This MU general-purpose IRQ is used to force a wakeup event prior to attaching debug to a Cortex-M CPU. This wake event will be sent when the respective CoreSight GPR (Granular Power Requestor) is set by the debugger to notify SCFW that power/clocks should be restored to Cortex-M core debug registers. Cortex-M SW should always enable.

#### 6.3.2 Client to SCFW Interrupts

Interrupt	MU GIRx	Use
SC_RPC_MU_GIR_RST	0	RPC/IPC Reset Request

#### 6.3.2.1 RPC/IPC Reset Request

This MU general-purpose IRQ is used to request the SCFW to reset the RPC/IPC interface. This request can be used to recover the RPC/IPC interface if a client driver/task is terminated/restarted in the middle of RPC/IPC communication. The RPC/IPC reset sequence should be executed as follows:

- 1. Driver or task performing RPC/IPC communication is stopped
- 2. Client requests RPC reset by writing to the SC\_RPC\_MU\_GIR\_RST bit of the MU.CR register
- Client polls MU.CR register until SC\_RPC\_MU\_GIR\_RST bit is cleared to indicate SCFW has completed the RPC/IPC reset
- 4. Client side of MU module should be reconfigured for RPC/IPC communication
- 5. RPC/IPC communication can proceed normally

### 6.4 Flags/Status

#### 6.4.1 SCFW to Client Flags/Status

SCFW makes use of the MU general-purpose flags to provide the client status and information. Currently these flags are only used to convey the instance (Core ID) of Cortex-M4 subsystems.

MU Fx	Use
0-2	Conveys subsystem instance (only Cortex-M4 subsystems)

#### 6.5 Porting

The SCFW porting kit contains ports of the SCFW client API for ATF, FreeRTOS, Linux, QNX, and u-boot. All implement the same API and protocol. The variations involve license, directory structure, file names, and include paths.

```
scfw_export_atf.tar.gz
scfw_export_freertos.tar.gz
scfw_export_linux.tar.gz
scfw_export_qnx.tar.gz
scfw_export_uboot.tar.gz
scfw_export_headers.tar.gz
```

Integrating the API involves implementing the IPC layer. This primarily involves implementing:

```
void sc_call_rpc(sc_ipc_t ipc, sc_rpc_msg_t *msg, sc_bool_t no_resp)
```

This function should send the message pointed to by msg via an MU (identified by ipc), word by word. If no\_resp is SC\_FALSE then it should wait on a response and return it in the same structure pointed to by msg. sc\_call\_rpc() must be atomic and often requires a semaphore to insure this is the case. The size of the message is in the message itself. The IPC implementation can be interrupt or poll driven, directly to the MU or via an MU driver.

The IPC layer typically implements functions like:

```
sc_err_t sc_ipc_open(sc_ipc_t *ipc, sc_ipc_id_t id)
void sc_ipc_close(sc_ipc_t ipc)
void sc_ipc_read(sc_ipc_t ipc, void *data)
void sc_ipc_write(sc_ipc_t ipc, const void *data)
```

but that is up to the implementer. All that the SCFW API requires is that sc\_call\_rpc() be implemented.

#### 6.6 API Message Formats

Below is a list of all API calls and their message formats to send a request and receive a response. A select few API calls do not return a response (self reset and reboot functions).

Messages are expected to be in little-endian format. The description accounts for this in the location of the parameter but within a parameter bytes may be in a reverse order depending on how the protocol is examined.

#### 6.6.1 sc\_pm\_set\_sys\_power\_mode()

Send								
w[0]	func=19U	ı	svc=2U	ı	size=2U	ı	ver=1U	I
w[1]	undefined	l	undefined		undefined	ı	mode	 
Receive								
w[0]	err	 	svc=1U	   	size=1U	 	ver=1U	   

### 6.6.2 sc\_pm\_set\_partition\_power\_mode()

Send								
w[0]	func=1U	ı	svc=2U	I	size=2U		ver=1U	
w[1]	undefined	I	undefined	I	mode		pt	 
Receive								
w[0]	err		svc=1U	I	size=1U		ver=1U	

#### 6.6.3 sc\_pm\_get\_sys\_power\_mode()

Send								
w[0]	func=2U	I	svc=2U	I	size=2U	ı	ver=1U	I
w[1]	undefined		undefined	<u> </u>	undefined	 	pt	 
Receive								
w[0]w	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined	 	undefined	 	mode	<b>-</b> -

# 6.6.4 sc\_pm\_partition\_wake()

Send								
w[0]	func=28U		svc=2U	I	size=2U		ver=1U	I
w[1]	undefined	ı	undefined	I	undefined	ı	pt	I
Receive								
[0]w	err	ı	svc=1U	l	size=1U	l	ver=1U	

#### 6.6.5 sc\_pm\_set\_resource\_power\_mode()

Send								
w[0]	func=3U	I	svc=2U	I	size=2U	I	ver=1U	
w[1]	undefined	ı	mode	I		resource		ı
Receive								
w[0]	err	   	svc=1U	 	size=1U	 	ver=1U	   

#### 6.6.6 sc\_pm\_set\_resource\_power\_mode\_all()

Send								
w[0]	func=22U	ı	svc=2U	ı	size=2U	ı	ver=1U	I
w[1]	mode	 	pt	 		exclude		
Receive								
w[0]	err		svc=1U	I	size=1U	 	ver=1U	 

# 6.6.7 sc\_pm\_get\_resource\_power\_mode()

Send								
w[0]	func=4U	I	svc=2U	I	size=2U	l	ver=1U	
w[1]	undefined		undefined		:	resource		
Receive								
w[0]	err	ı	svc=1U	ı	size=2U	l	ver=1U	
w[1]	undefined	<b></b>   	undefined		undefined		mode	

# 6.6.8 sc\_pm\_req\_low\_power\_mode()

Send								
w[0]	func=16U	ı	svc=2U	l	size=2U	ı	ver=1U	
w[1]	undefined	ı	mode	ı		resource		I
Receive								
w[0]	err		svc=1U	I	size=1U	1	ver=1U	

### 6.6.9 sc\_pm\_req\_cpu\_low\_power\_mode()


### 6.6.10 sc\_pm\_set\_cpu\_resume\_addr()

	func=17U						
w[1]			add	ress (			
w[2]			add	ress (	LSW)		
w[3]	undefined		undefined			resource	
Receive							
					size=1U	 I	ver=1U
	_pm_set_cpu_re	esume	0				
6.6.11 sc	_pm_set_cpu_re	esume	() svc=2U	<u>-</u>	size=4U	 	ver=1U
6.6.11 sc	_pm_set_cpu_re	esume	() svc=2U add	ress (	size=4U MSW)	 	ver=1U
<b>6.6.11 sc</b>	_pm_set_cpu_re	esume	()  svc=2U  add	ress (	size=4U 		ver=1U
6.6.11 sc. Send   w[0]     w[1]	_pm_set_cpu_re	esume	svc=2U add	ress (	size=4U MSW)		ver=1U
6.6.11 sc.  Send    w[0]     w[1]     w[2]     w[3]	_pm_set_cpu_rd	esume	svc=2U add add isPrimary	ress (	size=4U MSW)		ver=1U

#### 6.6.12 sc\_pm\_req\_sys\_if\_power\_mode()

Send								
w[0]	func=18U	ı	svc=2U	ı	size=3U	I	ver=1U	ı
w[1]	hpm	I	sys_if		re	esource		
w[2]	undefined	 	undefined	 	undefined	l 	lpm	I
Receive								
w[0]	err	I	svc=1U	I	size=1U		ver=1U	I

# 6.6.13 sc\_pm\_set\_clock\_rate()

Send							
[0]w	func=5U	-	svc=2U	1	size=3U	ver=1U	

w[1]				rate				
w[2]	undefined	l	clk	l	resource			
Receive								
w[0]	err	ı	svc=1U	I	size=2U	ı	ver=1U	
w[1]				rate				-

# 6.6.14 sc\_pm\_get\_clock\_rate()

S	е	n	d	
-	-	-	-	-

w[0] w	func=6U	1	svc=2U	I	size=2U	I	ver=1U	- 1
w[1]	undefined	1	clk	- 1	r	esource		
D = = = 1								

#### Receive

w[0]	err	svc=1U		size=2U	ver=1U	-
w[1]			rate			1

# 6.6.15 sc\_pm\_clock\_enable()

#### Send

w[0]	func=7U	ı	svc=2U	 	size=3U	 	ver=1U	
w[1]	enable	I	clk	I	r	esource		I
w[2]	undefined	ı	undefined		undefined	I	autog	I

#### Receive

w[0]	err	-	svc=1U	1	size=1U	ver=1U	- 1

#### 6.6.16 sc\_pm\_set\_clock\_parent()

#### Send

w[0]	func=14U	I	svc=2U	I	size=2U	I	ver=1U	
w[1]	parent		clk	I	r	esource		
Receive								
w[0]	err	 	svc=1U		size=1U	ı	ver=1U	

### 6.6.17 sc\_pm\_get\_clock\_parent()

Send								
w[0]	func=15U	I	svc=2U	I	size=2U	I	ver=1U	
w[1]	undefined	I	clk	ı	r	esource		I
Receive								
w[0]	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined	 	undefined		parent	 

# 6.6.18 sc\_pm\_reset()

Send								
w[0]	func=13U		svc=2U	I	size=2U	ı	ver=1U	
w[1]	undefined		undefined	 	undefined		type	   
Receive								
w[0]	err	 	svc=1U	 	size=1U	 	ver=1U	 

# 6.6.19 sc\_pm\_reset\_reason()

Send								
w[0]	func=10U	I	svc=2U	I	size=1U	I	ver=1U	
Receive								
w[0]	err		svc=1U		size=2U	I	ver=1U	
w[1]	undefined	I	undefined	I	undefined	I	reason	

# 6.6.20 sc\_pm\_get\_reset\_part()

Send								
w[0]	func=26U	 	svc=2U	 	size=1U	 	ver=1U	   
Receive								
w[0]	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]	undefined	 	undefined		undefined	 	pt	

# 6.6.21 sc\_pm\_boot()

Send								
w[0]	func=8U	I	svc=2U	I	size=5U	1	ver=1U	I
w[1]			boot	_addr	, ,			
w[2]				_addr				I
w[3]	re	source_r	nu	I	re	source_cp	ou	I
w[4]	undefined		pt	I	re	source_de	ev	
Receive								
w[0]	err	<u> </u>	svc=1U	I	size=1U	l 	ver=1U	 

### 6.6.22 sc\_pm\_set\_boot\_parm()

Send								
w[0]	func=27U	ı	svc=2U	I	size=5U	ı	ver=1U	
w[1]			boot	_addr	(MSW)			 
w[2]			boot	_addr	(LSW)			
w[3]	res	source	_mu	I	re	source_cpu	1	 
w[4]	undefined	I	undefined	ı	re	source_dev	7	
Receive								
w[0]	err		svc=1U		size=1U	 	ver=1U	

### 6.6.23 sc\_pm\_reboot()

Send								
w[0]	func=9U	Ι	svc=2U		size=2U	I	ver=1U	
w[1]	undefined	   	undefined		undefined	   	type	l

### 6.6.24 sc\_pm\_reboot\_partition()

Send								
w[0]	func=12U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined	I	type		pt	
D :								
Receive								
w[0]	err	ı	svc=1U		size=1U		ver=1U	

### 6.6.25 sc\_pm\_reboot\_continue()

Send								
w[0]	func=25U	ı	svc=2U	ı	size=2U	ı	ver=1U	I
w[1]	undefined	I	undefined	I	undefined	ı	pt	I
Receive								
w[0]w	err	1	svc=1U	1	size=1U	I	ver=1U	-

# 6.6.26 sc\_pm\_cpu\_start()

Send								
w[0]	func=11U	ı	svc=2U		size=4U	I	ver=1U	
w[1]			addi	ress	(MSW)			
w[2]			addi	ress	(LSW)			
w[3]	undefined	ı	enable	ı		resource		ı
Receive								
w[0]	err		svc=1U	   	size=1U	 	ver=1U	   

# 6.6.27 sc\_pm\_cpu\_reset()

Send								
w[0]	func=23U	l	svc=2U	I	size=4U	I	ver=1U	
w[1]			add	ress	(MSW)			
w[2]			add	ress	(LSW)			
w[3]	undefined		undefined	 		resource		

#### 6.6.28 sc\_pm\_resource\_reset()

Send								
w[0]	func=29U	I	svc=2U	I	size=2U	I	ver=1U	
w[1]	undefined	   	undefined			resource		
Receive								
w[0]	err	 	svc=1U		size=1U		ver=1U	

### 6.6.29 sc\_pm\_is\_partition\_started()

Send								
w[0]	func=24U		svc=2U	ı	size=2U		ver=1U	
w[1]	undefined	ı	undefined		undefined	I	pt	
D								
Receive								
w[0]w	result	-	svc=1U	1	size=1U		ver=1U	

# 6.6.30 sc\_rm\_partition\_alloc()

Send								
w[0]	func=1U	ı	svc=3U		size=3U	I	ver=1U	<sub> </sub>
w[1]	grant		restricted		isolated	I	secure	<sub> </sub>
w[2]	undefined		undefined		undefined		coherent	 
Receive								
w[0]	err		svc=1U		size=2U	I	ver=1U	
w[1]	undefined		undefined		undefined		pt	 

# 6.6.31 sc\_rm\_set\_confidential()

Send								
w[0]	func=31U	l	svc=3U	I	size=2U	l	ver=1U	I
w[1]	undefined		undefined	I	retro	 	pt	
Receive								
w[0]	err		svc=1U	 	size=1U	   	ver=1U	   

# 6.6.32 sc\_rm\_partition\_free()

Send								
w[0]	func=2U	I	svc=3U	ı	size=2U	ı	ver=1U	
w[1]	undefined	   	undefined	 	undefined	l	pt	 
Receive								
w[0]	err	 	svc=1U		size=1U		ver=1U	

### 6.6.33 sc\_rm\_get\_did()

Send								
w[0]	func=26U		svc=3U	I	size=1U		ver=1U	
Receive								
w[0]	result	 	svc=1U	 	size=1U	   	ver=1U	   

# 6.6.34 sc\_rm\_partition\_static()

Send								
w[0]	func=3U	ı	svc=3U	I	size=2U	I	ver=1U	
w[1]	undefined	 	undefined	 	did		pt	
Receive								
w[0]	err	   	svc=1U	   	size=1U		ver=1U	   

# 6.6.35 sc\_rm\_partition\_lock()

Send								
w[0]	func=4U	ı	svc=3U	ı	size=2U	I	ver=1U	I
w[1]	undefined		undefined		undefined	l 	pt	 
Receive								
w[0]	err	   	svc=1U		size=1U		ver=1U	 

### 6.6.36 sc\_rm\_get\_partition()

Send								
w[0]	func=5U	1	svc=3U	I	size=1U	I	ver=1U	- 1
Receive								
w[0] w	err	1	svc=1U	I	size=2U	-	ver=1U	- 1
w[1]	undefined		undefined		undefined		pt	 

#### 6.6.37 sc\_rm\_set\_parent()

Send								
w[0]	func=6U	ı	svc=3U	I	size=2U	ı	ver=1U	I
w[1]	undefined		undefined		pt_parent	 	pt	
Receive								
w[0]	err	 	svc=1U		size=1U	 	ver=1U	

# 6.6.38 sc\_rm\_move\_all()

Send								
w[0]	func=7U		svc=3U		size=2U		ver=1U	
w[1]	move_pads	 	move_rsrc	 	pt_dst	 	pt_src	
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	

# 6.6.39 sc\_rm\_assign\_resource()

Send								
w[0]	func=8U	ı	svc=3U	ı	size=2U	ı	ver=1U	
w[1]	undefined	 	pt			resource		
Receive								
w[0]	err	 	svc=1U		size=1U	   	ver=1U	 

# 6.6.40 sc\_rm\_set\_resource\_movable()

Send								
w[0]	func=9U	1	svc=3U	I	size=3U	I	ver=1U	1
w[1]	resource_lst				reso	ource_:	fst	
w[2]	undefined	l	undefined		undefined		movable	
Receive								
w[0]	err	 	svc=1U		size=1U	   	ver=1U	

#### 6.6.41 sc\_rm\_set\_subsys\_rsrc\_movable()

Send								
w[0]	func=28U	I	svc=3U	I	size=2U	I	ver=1U	
w[1]	undefined		movable			resource		
Receive								
w[0]	err		svc=1U	ı	size=1U		ver=1U	

# 6.6.42 sc\_rm\_set\_master\_attributes()

Send								
w[0]	func=10U	I	svc=3U	ı	size=3U		ver=1U	
w[1]	pa	 	sa 		r.	esourc	e	
w[2]	undefined		undefined	 	undefined		smmu_bypass	
Receive								
w[0]	err		svc=1U		size=1U	 	ver=1U	

#### 6.6.43 sc\_rm\_set\_master\_sid()

Send								
w[0]	func=11U	 	svc=3U		size=2U	l	ver=1U	
w[1]		sid		I		resource		
Receive								
w[0]	err	I	svc=1U	ı	size=1U	ı	ver=1U	

### 6.6.44 sc\_rm\_set\_peripheral\_permissions()

Send								
w[0]	func=12U		svc=3U	l	size=2U	I	ver=1U	I
w[1]	perm	I	pt	ı		resource		
Receive								
w[0]	err	 	svc=1U		size=1U	 	 ver=1U	I

#### 6.6.45 sc\_rm\_is\_resource\_owned()

Send								
w[0]	func=13U	I	svc=3U		size=2U	l	ver=1U	
w[1]	undefined	 	undefined			resource		
Receive								
	result		 svc=1U			 I	 ver=1U	
W[O]	result	 	SVC=IU		size=10	 		

#### 6.6.46 sc\_rm\_get\_resource\_owner()

Send								
w[0]	func=33U	I	svc=3U	ı	size=2U	ı	ver=1U	 
w[1]	undefined	 	undefined	I		resource		 
Receive								
w[0]	err	I	svc=1U	ı	size=2U	ı	ver=1U	 
w[1]	undefined	I	undefined	ı	undefined	I	pt	ı

# 6.6.47 sc\_rm\_is\_resource\_master()

Send								
w[0]	func=14U	I	svc=3U	I	size=2U	 	ver=1U	
w[1]	undefined	I	undefined	I		resource		
Receive								
w[0]	result		svc=1U	I	size=1U		ver=1U	

### 6.6.48 sc\_rm\_is\_resource\_peripheral()

Send								
w[0]	func=15U	ı	svc=3U	l	size=2U		ver=1U	
w[1]	undefined	ı	undefined	I		resource		
Receive								
Receive								
w[0]	result	1	svc=1U	I	size=1U	1	ver=1U	I

### 6.6.49 sc\_rm\_get\_resource\_info()

Send								
w[0]	func=16U	I	svc=3U	ı	size=2U	I	ver=1U	
w[1]	undefined		undefined	 	r 	esource		
Receive								
w[0]	err		svc=1U		size=2U		ver=1U	I
w[1]	undefined	 	undefined	 		sid		I

# 6.6.50 sc\_rm\_memreg\_alloc()

Send								
w[0]	func=17U		svc=3U	I	size=5U	ı	ver=1U	
w[1]			addr_	start	(MSW)			
w[2]			addr_	start	(LSW)			
w[3]			addr	_end (				ı
w[4]				_end (				
Receive								
w[0]					size=2U			
	undefined							   

#### 6.6.51 sc\_rm\_memreg\_split()

Send								
w[0]	func=29U	I	svc=3U	I	size=6U	I	ver=1U	
w[1]			_	start	(MSW)			
w[2]			addr_	start				
w[3]			addr	_end (				
w[4]				_end (				<sub> </sub>
w[5]					undefined			
Receive								
w[0]					size=2U			- 1
					undefined			 

### 6.6.52 sc\_rm\_memreg\_frag()

Send	 				 	
				size=5U		
w[1]	 	addr_		(MSW)	 	
w[2]	 	addr_		(LSW)	 	
w[3]	 		_end (	MSW)	 	
w[4]	 		_end (	LSW)	 	
Receive	 				 	
				size=2U		
				undefined		

# 6.6.53 sc\_rm\_memreg\_free()

Send								
w[0]	func=18U	ı	svc=3U	l	size=2U	ı	ver=1U	I
w[1]	undefined	ı	undefined	I	undefined	l	mr	
Receive								
Veceive								
w[0]w	err	-	svc=1U	- 1	size=1U	-	ver=1U	- 1

# 6.6.54 sc\_rm\_find\_memreg()

Send								
w[0]	func=30U	 	svc=3U	I	size=5U		ver=1U	
w[1]			_	start	, ,			
w[2]			addr_	start	(LSW)			
w[3]			addr	_end (	MSW)			
w[4]	addr_end (LSW)							
Receive								
receive								
w[0]	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined	I	undefined		mr	

### 6.6.55 sc\_rm\_assign\_memreg()

w[0]   func=19U   svc=3U   size=2U   ver=1U	
W[1]   undefined   mr   pt	
Receive	
w[0]   err   svc=1U   size=1U   ver=1U	l

#### 6.6.56 sc\_rm\_set\_memreg\_permissions()

Send								
w[0]	func=20U		svc=3U	 	size=2U		ver=1U	I
w[1]	undefined	l	perm	l	pt		mr	I
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	   

# 6.6.57 sc\_rm\_set\_memreg\_iee()

Send								
w[0]	func=34U		svc=3U		size=2U		ver=1U	
w[1]	undefined	I	rmsg	I	det	I	mr	I
Receive								
w[0]	err		svc=1U	1	size=1U	1	ver=1U	

# 6.6.58 sc\_rm\_is\_memreg\_owned()

Send								
w[0]	func=21U		svc=3U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined	 	undefined		mr	 
Receive								
w[0]	result	   	svc=1U	 	size=1U	l 	ver=1U	   

### 6.6.59 sc\_rm\_get\_memreg\_info()

Send								
w[0]	func=22U	ı	svc=3U	ı	size=2U	ı	ver=1U	
w[1]	undefined	I	undefined	ı	undefined	ı	mr	ı
Receive								
w[0]	err	I	svc=1U	ı	size=5U	ı	ver=1U	ı
w[1]			_	start	(MSW)			
w[2]				start				
w[3]			addr	_end (	MSW)			1
w[4]			addr	_end (	LSW)	<b>-</b>		

# 6.6.60 sc\_rm\_assign\_pad()

Send								
w[0]	func=23U	ı	svc=3U	l	size=2U	ı	ver=1U	I
w[1]	undefined		pt	I		pad		 
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	 

### 6.6.61 sc\_rm\_set\_pad\_movable()

Send								
w[0]	func=24U	ı	svc=3U	ı	size=3U	I	ver=1U	
w[1]		pad_ls	t 			pad_fst	; 	
w[2]	undefined		undefined	I	undefined	 	movable	ا 
Receive								
w[0]	err		svc=1U		size=1U	l	ver=1U	

# 6.6.62 sc\_rm\_is\_pad\_owned()

Send							
w[0]	func=25U	- 1	svc=3U	- 1	size=2U	ver=1U	

	undefined	undefined		pad	
Receive					
w[0]		svc=1U	size=1U		ver=1U
6.6.63 sc	c_rm_dump()				
Send					
w[0]	func=27U	svc=3U	size=1U	 	ver=1U 
Receive					
	undefined	svc=1U	size=1U	   	ver=1U
6.6.64 sc	c_timer_set_wdog	_timeout()			
Send					
w[0]		svc=5U	size=2U	   	ver=1U
w[1]		tt	imeout		
Receive					
	err	svc=1U 	size=1U	 	ver=1U 
<b>6.6.65 so</b>	c_timer_set_wdog		size=1U		ver=1U  ver=1U
<b>3.6.65 s</b> c	c_timer_set_wdog	_pre_timeout()			
6.6.65 so	c_timer_set_wdog	_pre_timeout()	size=2U		
6.6.65 so	c_timer_set_wdog	_pre_timeout()	size=2U		ver=1U
6.6.65 so	c_timer_set_wdog	_pre_timeout()    svc=5U  pre	size=2U timeout		ver=1U
6.6.65 so	func=12U  err  c_timer_set_wdog	_pre_timeout()    svc=5U  pre    svc=1U  _window()	size=2U timeout		ver=1U ver=1U
6.6.65 so  Send    w[0]      w[1]    Receive    w[0]    6.6.66 so  Send    w[0]	func=12U  err c_timer_set_wdog	_pre_timeout()    svc=5U  pre    svc=1U  _window()	size=2U		ver=1U ver=1U
6.6.65 so  Send    w[0]      w[1]    Receive    w[0]    6.6.66 so  Send    w[0]	func=12U  err c_timer_set_wdog	_pre_timeout()    svc=5U  pre    svc=1U  _window()	size=2U		ver=1U ver=1U

### 6.6.67 sc\_timer\_start\_wdog()

Send								
w[0]	func=2U		svc=5U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined	ı	undefined	ı	lock	I
Receive								
Receive								
w[0]	err	I	svc=1U	I	size=1U		ver=1U	

# 6.6.68 sc\_timer\_stop\_wdog()

Send								
w[0]	func=3U		svc=5U	l	size=1U		ver=1U	
Receive								
receive								
[0]w	err	ı	svc=1U	ı	size=1U	1	ver=1U	1

# 6.6.69 sc\_timer\_ping\_wdog()

Send						
	fun a=411	 EII		size=1U	 	
W[O]		 576-50		S12e-10 	 	
Receive						
		 		 size=1U	 1II	
W[O]		 57C-10	' 	51ZE-10	 	

# 6.6.70 sc\_timer\_get\_wdog\_status()

Send								
w[0]	func=5U		svc=5U	I	size=1U		ver=1U	
Receive								
w[0]	err	I	svc=1U	1	size=4U	I	ver=1U	1
w[1]				timeout	=			
w[2]			ma	x_time	out			
w[3]	remaining_time							 

### 6.6.71 sc\_timer\_pt\_get\_wdog\_status()

w[0]w	func=13U	I	svc=5U	1	size=2U	I	ver=1U	- 1
w[1]	undefined	 	undefined	 	undefined	l	pt	I
Receive								
w[0]	err		svc=1U	I	size=4U	l	ver=1U	
w[1]				timeou	ıt			
w[2]				ining_				
w[3]	undefined				undefined		enb	<sub> </sub>

#### 6.6.72 sc\_timer\_set\_wdog\_action()

Send								
w[0]	func=10U	I	svc=5U	ı	size=2U	ı	ver=1U	I
w[1]	undefined	ı	undefined	ı	action	ı	pt	
Receive								
w[0]	err	I	svc=1U	l	size=1U	l	ver=1U	

#### 6.6.73 sc\_timer\_set\_rtc\_time()

Send								
w[0]	func=6U	I	svc=5U	I	size=3U	ı	ver=1U	
w[1]	day	I	mon	I		year		
w[2]	undefined		sec	l	min	 	hour	 
Receive								
w[0]	err	 	svc=1U	 	size=1U		ver=1U	

#### 6.6.74 sc\_timer\_get\_rtc\_time()

Send								
w[0]w	func=7U	ı	svc=5U	I	size=1U		ver=1U	
Receive								

[0]w	err		svc=1U	I	size=3U	I	ver=1U	
w[1]	day	ı	mon	ı		year		
w[2]	undefined	ı	sec	ı	min	ı	hour	

# 6.6.75 sc\_timer\_get\_rtc\_sec1970()

Send								
w[0]	func=9U		svc=5U	 	size=1U	   	ver=1U	 
Receive								
w[0]	err		svc=1U	I	size=2U		ver=1U	
w[1]				sec				

# 6.6.76 sc\_timer\_set\_rtc\_alarm()

Send								
w[0]	func=8U	ı	svc=5U	ı	size=3U	ı	ver=1U	I
w[1]	day		mon			year		ا 
w[2]	undefined	l 	sec	I	min	 	hour	
Receive								
w[0]	err	I	svc=1U	l	size=1U		ver=1U	 

# 6.6.77 sc\_timer\_set\_rtc\_periodic\_alarm()

Send								
w[0] w	func=14U	I	svc=5U	I	size=2U	I	ver=1U	-
w[1]				sec				
Receive								
w[0]	err	 	svc=1U		size=1U	   	ver=1U	 

### 6.6.78 sc\_timer\_cancel\_rtc\_alarm()

Send								
w[0]	func=15U	ı	svc=5U		size=1U	l	ver=1U	I
Receive								
w[0]	err	l	svc=1U	 	size=1U	 	ver=1U	 

# 6.6.79 sc\_timer\_set\_rtc\_calb()

Send								
w[0]	func=11U	ı	svc=5U	ı	size=2U	ı	ver=1U	
w[1]	undefined	l 	undefined		undefined		count	 
Receive								
w[0]	err	   	svc=1U		size=1U		ver=1U	   

# 6.6.80 sc\_timer\_set\_sysctr\_alarm()

Send								
w[0]	func=16U	l	svc=5U	ı	size=3U	l	ver=1U	
w[1]			ti	cks (MS	SW)			1
w[2]			ti	cks (LS	SW)			
Receive								
w[0]	err		svc=1U	 	size=1U		ver=1U	 

# 6.6.81 sc\_timer\_set\_sysctr\_periodic\_alarm()

Send								
w[0]	func=17U		svc=5U	I	size=3U	I	ver=1U	1
w[1]			tio	cks (MS	SW)			
w[2]			tio	cks (LS	SW)			ı
Receive								
w[0]	err		svc=1U	I	size=1U		ver=1U	

#### 6.6.82 sc\_timer\_cancel\_sysctr\_alarm()

Send								
w[0]	func=18U		svc=5U		size=1U		ver=1U	
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	   

# 6.6.83 sc\_pad\_set\_mux()

Send								
w[0]	func=1U		svc=6U	I	size=3U		ver=1U	
w[1]	config		mux	ı		pad		
w[2]	undefined		undefined		undefined		iso	I
Receive								
w[0]	err		svc=1U	 	size=1U	 	ver=1U	

# 6.6.84 sc\_pad\_get\_mux()

Send								
w[0]	func=6U		svc=6U	I	size=2U		ver=1U	
w[1]	undefined		undefined	I		pad		
Receive								
veceive								
w[0]	err		svc=1U		size=2U		ver=1U	I
w[1]	undefined		iso		config	 	mux	

### 6.6.85 sc\_pad\_set\_gp()

Send								
w[0]	func=2U	I	svc=6U	I	size=3U	l	ver=1U	
w[1]				ctrl				
w[2]	undefined	 	undefined	 		pad		
Receive								
w[0]	err	 	svc=1U		size=1U	 	ver=1U	

#### 6.6.86 sc\_pad\_get\_gp()

pad	ver=1U  ver=1U  ver=1U
l pad	ver=1U
l pad	ver=1U
pad	
pad	
pad	
pad	
	ver=1U
 I	ver=1U
l 	ver=1U
I	ver=1U
pad 	
	ver=1U
I	wakeup
1	ver=1U
1	ver=1U
  pad	

# 6.6.90 sc\_pad\_get\_all()

func=10U	ı	svc=6U	ı	size=2U	l	ver=1U	
undefined	ı	undefined	ı		pad		
err	ı	svc=1U	ı	size=3U	ı	ver=1U	
			ctrl				I
wakeup		iso	l	config		mux	
	undefined err	undefined   err	undefined   undefined err   svc=1U	undefined   undefined   err   svc=1U   ctrl	undefined   undefined   err   svc=1U   size=3U ctrl	undefined   undefined   pad  err   svc=1U   size=3U    ctrl	undefined   undefined   pad  err   svc=1U   size=3U   ver=1U  ctrl

# 6.6.91 sc\_pad\_set()

Send								
w[0]	func=15U	I	svc=6U		size=3U	ı	ver=1U	I
w[1]				val				I
w[2]	undefined	I	undefined	l		pad		I
Receive								
w[0]	err	   	svc=1U	   	size=1U	 	ver=1U	 

# 6.6.92 sc\_pad\_get()

Send								
w[0]	func=16U	I	svc=6U		size=2U		ver=1U	
w[1]	undefined	I	undefined	l		pad		I
Receive								
w[0]	err	I	svc=1U	l	size=2U	ı	ver=1U	
w[1]				val				

# 6.6.93 sc\_pad\_config()

Send	
w[0]   func=17U   svc=6U   size=3U   ve	=1U
w[1]   val	

Receive	w[2]	undefined		undefined	I		pad		- 1
w[0]   err   svc=1U   size=1U   ver=1U	Receive								
	w[0]	err		svc=1U	 	size=1U	 	ver=1U	   

#### 6.6.94 sc\_pad\_set\_gp\_28fdsoi()

Send								
w[0]	func=11U	I	svc=6U	ı	size=2U	ı	ver=1U	I
w[1]	ps		dse			pad		
Receive								
					111			
w[0]	err 	 	svc=1U 	 	size=1U 	 	ver=1U 	

#### 6.6.95 sc\_pad\_get\_gp\_28fdsoi()

Send								
w[0]	func=12U		svc=6U		size=2U	l	ver=1U	
w[1]	undefined		undefined	I		pad		
Receive								
w[0]	err	 I	svc=1U		size=2U	 	ver=1U	 
w[1]	undefined		undefined	I	ps		dse	

# 6.6.96 sc\_pad\_set\_gp\_28fdsoi\_hsic()

Send								
w[0]	func=3U		svc=6U		size=3U	l	ver=1U	
w[1]	pus	ı	dse			pad		
w[2]	undefined		pue	l	pke	l	hys	 
Receive								
w[0]	err	 	svc=1U		size=1U	l	ver=1U	I

### 6.6.97 sc\_pad\_get\_gp\_28fdsoi\_hsic()

Send								
w[0]	func=8U		svc=6U	I	size=2U		ver=1U	
w[1]	undefined	ı	undefined	I		pad		
Receive								
w[0]	err	ı	svc=1U	I	size=3U	ı	ver=1U	
w[1]	pke	ı	hys	ı	pus	I	dse	
w[2]	undefined	ı	undefined	ı	undefined	ı	pue	

# 6.6.98 sc\_pad\_set\_gp\_28fdsoi\_comp()

Send								
w[0]	func=13U		svc=6U	ı	size=3U	l	ver=1U	
w[1]	rasrcp	ı	compen	ı		pad		I
w[2]	psw_ovr	 	nasrc_sel		fastfrz		rasrcn	
Receive								
w[0]	err		svc=1U	I	size=1U	 	ver=1U	

# 6.6.99 sc\_pad\_get\_gp\_28fdsoi\_comp()

func=14U	I	svc=6U	I	size=2U		ver=1U	I
undefined	I	undefined	I		pad		I
err	I	svc=1U	I	size=3U		ver=1U	I
nasrc	 	rasrcn	I	rasrcp		compen	
psw_ovr	l	compok	l	nasrc_sel		fastfrz	
	undefined err nasrc	err	undefined   undefined  err   svc=1U  nasrc   rasrcn	undefined   undefined   err   svc=1U   nasrc   rasrcn	undefined   undefined    err   svc=1U   size=3U  nasrc   rasrcn   rasrcp	undefined   undefined   pad  err   svc=1U   size=3U    nasrc   rasrcn   rasrcp	undefined           undefined           pad           err           svc=1U           size=3U           ver=1U           nasrc           rasrcn           rasrcp           compen

# 6.6.100 sc\_misc\_set\_control()

Send							
[0]w	func=1U	1	svc=7U	- 1	size=4U	ver=1U	- 1

Receive    w[0]	undefined		undefined	ctrl val			
w[3]   			undefined				
Receive   w[0]			undefined	1			
w[0]	err				r 	esource	
	err						
6.6.101 sc		 	svc=1U		size=1U		ver=1U
.6.101 sc							
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_misc_get_con	ntrol()					
		itioi()					
Send							
w[0]			svc=7U		size=3U		ver=1U
w[1]				ctrl			
w[2]	undefined	 	undefined	I	r	esource	
eceive							
w[0]	err	ı	svc=1U		size=2U	ı	ver=1U
w[1]				val			
6.6.102 sc	_misc_set_max						
	 func=4U		<b>group()</b>  svc=7U	 I	 size=2U	 I	 ver=1U
w[0]	func=4U	   		   	size=2U max	 I I	ver=1U pt
	func=4U	   	svc=7U				

| w[0] | err | svc=1U | size=1U | ver=1U |

#### 6.6.104 sc\_misc\_debug\_out()

Send								
w[0]	func=10U	l	svc=7U	ı	size=2U	ı	ver=1U	I
w[1]	undefined	ı	undefined	I	undefined	I	ch	1
Receive								
w[0]	undefined	 	svc=1U	I	size=1U	 	ver=1U	

# 6.6.105 sc\_misc\_waveform\_capture()

Send								
w[0]	func=6U	ı	svc=7U	ı	size=2U	ı	ver=1U	I
w[1]	undefined		undefined		undefined	I	enable	
Receive								
w[0]	err		svc=1U		size=1U	l	ver=1U	   

# 6.6.106 sc\_misc\_build\_info()

Send								
w[0]	func=15U		svc=7U	l	size=1U		ver=1U	 
Receive								
w[0]	undefined		svc=1U	I	size=3U	I	ver=1U	1
w[1]				build				
w[2]				commit				

### 6.6.107 sc\_misc\_api\_ver()

Send								
w[0]w	func=35U	1	svc=7U	1	size=1U	1	ver=1U	- 1
Receive								
w[0]	undefined	I	svc=1U	I	size=3U	l	ver=1U	
w[1]		cl_min		I		cl_maj		
w[2]		sv_min		l		sv_maj		

### 6.6.108 sc\_misc\_unique\_id()

Send								
w[0]	func=19U		svc=7U	I	size=1U		ver=1U	<sub> </sub>
Receive								
w[0]	undefined	ı	svc=1U	l	size=3U		ver=1U	
w[1]				id_l				1
w[2]				id_h				

#### 6.6.109 sc\_misc\_set\_ari()

Send								
w[0]	func=3U	I	svc=7U	I	size=3U	I	ver=1U	
w[1]	res	ource_m	ıst	I	resource			
w[2]	undefined		enable	I		ari		
Receive								
w[0]	err		svc=1U	l	size=1U		ver=1U	 

#### 6.6.110 sc\_misc\_boot\_status()

Send								
w[0] w	func=7U	I	svc=7U	I	size=2U	I	ver=1U	
w[1]	undefined		undefined		undefined		status	

#### 6.6.111 sc\_misc\_boot\_done()

Send								
w[0]	func=14U	1	svc=7U	1	size=2U	I	ver=1U	
w[1]	undefined	I	undefined			cpu		
Receive								
w[0]	err		svc=1U	l 	size=1U	I	ver=1U	I

### 6.6.112 sc\_misc\_otp\_fuse\_read()

   w[0]	func=11U		svc=7U	 	size=2U		 ver=1U
   w[1]				word			
Receive							
w[0]	err	l	svc=1U	I	size=2U	ı	ver=1U
w[1]				val			
<b>6.6.113</b> so	c_misc_otp_fus	se_write	()				
w[0]	func=17U		svc=7U		size=3U		ver=1U
w[1]				word			
w[2]				val			
Receive							
w[0]	err	-	svc=1U	- 1	size=1U	-	ver=1U
Send	c_misc_set_ten						
w[0]	func=12U		svc=7U 		size=3U		ver=1U 
						esource	
w[1]			undefined	1	tenths		temp
	undefined	 					
	undefined						

# 6.6.115 sc\_misc\_get\_temp()

Send								
w[0]	func=13U	ı	svc=7U	ı	size=2U	I	ver=1U	ı
w[1]	undefined		temp			resource		
Receive								
w[0]	err	ı	svc=1U	l	size=2U	l	ver=1U	
w[1]	undefined		tenths			celsius		

#### 6.6.116 sc\_misc\_get\_boot\_dev()

Send								
w[0]	func=16U	I	svc=7U	- 1	size=1U	1	ver=1U	-
Receive								
w[0]	undefined	l	svc=1U		size=2U	l	ver=1U	
w[1]	undefined	I	undefined	I		dev		-

# 6.6.117 sc\_misc\_get\_boot\_type()

Send								
w[0]	func=33U		svc=7U	 	size=1U		ver=1U	I
Receive								
w[0]	err		svc=1U	 	size=2U		ver=1U	
w[1]	undefined		undefined	 	undefined		type	

# 6.6.118 sc\_misc\_get\_boot\_container()

Send								
w[0]	func=36U		svc=7U	 	size=1U		ver=1U	
Receive								
w[0] w	err		svc=1U	I	size=2U		ver=1U	
w[1]	undefined		undefined	ı	undefined		idx	 

# 6.6.119 sc\_misc\_get\_button\_status()

Send								
w[0]	func=18U	 	svc=7U	l .	size=1U		ver=1U	
Receive								
w[0]	undefined		svc=1U		size=2U	 	ver=1U	
w[1]	undefined		undefined	l	undefined	 	status	

### 6.6.120 sc\_misc\_rompatch\_checksum()

unc=26U		svc=7U	 	size=1U	 	ver=1U	I
err	 	svc=1U		size=2U	I	ver=1U	
		che	cksum				
	err	·	err   svc=1U		err   svc=1U   size=2U	err   svc=1U   size=2U	err   svc=1U   size=2U   ver=1U

# 6.6.121 sc\_misc\_board\_ioctl()

Send								
w[0]	func=34U	l	svc=7U	ı	size=4U	I	ver=1U	
w[1]				parm1				
w[2]				parm2				I
w[3]				parm3				I
Receive								
w[0]	err				size=4U			I
w[1]				parm1				
w[2]				parm2				1
w[3]				parm3				<b></b>

## 6.6.122 sc\_seco\_image\_load()

Send								
					size=7U			1
w[1]			_		(MSW)			
w[2]			addr_	_src	(LSW)			
w[3]			addr_	_dst	(MSW)			
w[4]					(LSW)			
w[5]				len	1			
					undefined			
Receive								
w[0]	err		svc=1U	I	size=1U		ver=1U	I

# 6.6.123 sc\_seco\_authenticate()

Send								
w[0]	func=2U	ı	svc=9U	1	size=4U	I	ver=1U	
w[1]			addr	(MSI	√√)			
w[2]			addr	(LS	₩)			
w[3]	undefined	ı	undefined	I	undefined	ı	cmd	
Receive								
w[0]	err	I	svc=1U	I	size=1U	ı	ver=1U	ı

## 6.6.124 sc\_seco\_enh\_authenticate()

Send								
w[0]	func=24U		svc=9U	I	size=6U	I	ver=1U	1
w[1]			ado	dr (MS	W)			
w[2]				dr (LS	W)			
w[3]				mask1				
w[4]				mask2				
w[5]	undefined	1	undefined	-			cmd	
Receive								
receive								
w[0]	err	 	svc=1U	l 	size=1U	 	ver=1U	ا 

## 6.6.125 sc\_seco\_forward\_lifecycle()

Send		 					
w[0] w	func=3U	svc=9U	I	size=2U	I	ver=1U	1
w[1]		 	change				
Receive		 					
w[0]w	err	svc=1U		size=1U	I	ver=1U	I

60 RPC Protocol

# 6.6.126 sc\_seco\_return\_lifecycle()

Send								
w[0]	func=4U	ı	svc=9U	ı	size=3U	I	ver=1U	I
w[1]			addr	(MSW)				I
w[2]			addr	(LSW)				 
Receive								
w[0]	err	   	svc=1U	 	size=1U	 	ver=1U	   

# 6.6.127 sc\_seco\_commit()

Send								
w[0]	func=5U	Ι	svc=9U		size=2U		ver=1U	
w[1]				info				   
Receive								
w[0]	err		svc=1U		size=2U		ver=1U	
w[1]		<b></b>		info				I

# 6.6.128 sc\_seco\_attest\_mode()

Send								
w[0]	func=6U	ı	svc=9U	ı	size=2U	ı	ver=1U	
w[1]				mode				I
Receive								
w[0]	err 		svc=1U 		size=1U 		ver=1U	

# 6.6.129 sc\_seco\_attest()

Send								
w[0]	func=7U	I	svc=9U	ı	size=3U	ı	ver=1U	I
w[1]			no	nce (MS	SW)			
w[2]	nonce (LSW)							
Receive								
w[0]	err	I	svc=1U	I	size=1U	I	ver=1U	 

## 6.6.130 sc\_seco\_get\_attest\_pkey()

Send								
w[0]	func=8U	I	svc=9U	ı	size=3U	I	ver=1U	I
w[1]			addr	(MSW)				I
w[2]			addr	(LSW)				
Receive								
w[0]	err	 	svc=1U		size=1U	l	ver=1U	

## 6.6.131 sc\_seco\_get\_attest\_sign()

Send								
w[0]	func=9U		svc=9U		size=3U		ver=1U	
w[1]			addı	(MSW)				
w[2]			addı	(LSW)				
Receive								
1 [0]w 1	err	1	svc=1U	1	size=1U	1	ver=1U	1

## 6.6.132 sc\_seco\_attest\_verify()

Send									
w[	)]	func=10U		svc=9U	I	size=3U		ver=1U	
w[	L]			addr	(MSW)				
w[:	2]			addr	(LSW)				
Rece	ive								
w[	)]	err		svc=1U	   	size=1U		ver=1U	 

## 6.6.133 sc\_seco\_gen\_key\_blob()

Send								
w[0]	func=11U		svc=9U	ı	size=7U	I	ver=1U	
w[1]			load_	_addr	(MSW)			
w[2]			load_	_addr	(LSW)			

62 RPC Protocol

w[3]			expor	t_addr	(MSW)			1
w[4]	export_addr (LSW)							
w[5]				id				
w[6]	undefined		undefined			max_size		
Receive								
w[0]	err	 	svc=1U	 	size=1U	l	ver=1U	

# 6.6.134 sc\_seco\_load\_key()

Send								
w[0]	func=12U		svc=9U		size=4U		ver=1U	 
w[1]			ad	dr (MSV	√)			
w[2]			ad	dr (LSV	√)			
w[3]				id				I
Receive								
w[0] w	err		svc=1U	1	size=1U		ver=1U	

## 6.6.135 sc\_seco\_get\_mp\_key()

Send								
w[0]	func=13U	I	svc=9U	ı	size=4U	I	ver=1U	
w[1]			dst_	_addr	(MSW)			
w[2]			dst_	_addr	(LSW)			
w[3]	undefined	 	undefined	 		dst_size		 
Receive								
w[0]	err		svc=1U		size=1U	 	ver=1U	

# 6.6.136 sc\_seco\_update\_mpmr()

Send								
w[0]	func=14U	ı	svc=9U		size=4U	ı	ver=1U	
w[1]			addr	(MSW)				
w[2]			addr	(LSW)				

w[3]   	undefined	 	undefined	 	lock	 	size	
eceive								
w[0]	err		svc=1U	I	size=1U		ver=1U	
6.6.137 so	c_seco_get_mp	_sign()						
Send								
w[0]	func=15U		svc=9U	 	size=6U	I	ver=1U	
w[1]			msg_a	addr (1				<sub> </sub>
w[2]			msg_a	addr (1				 
w[3]			dst_a	addr (1				
w[4]			dst_a	addr (1	LSW)			ļ
w[5]		st_size				sg_size		
Receive								
	err c_seco_build_ir		svc=1U	   	size=1U	   	ver=1U	   
			svc=1U	   	size=1U	I	ver=1U	   
w[0]   6.6.138 so		nfo()						
w[0]   6.6.138 so	c_seco_build_ir	nfo()						
w[0]   6.6.138 so Send w[0]	c_seco_build_ir	nfo()	svc=9U		size=1U		ver=1U	
w[0]   6.6.138 so Send w[0]   Receive	c_seco_build_ir func=16U undefined	nfo()	svc=9U svc=1U		size=1U size=3U		ver=1U	
Send   w[0]   Receive   w[0]	c_seco_build_ir	nfo()	svc=9U svc=1U		size=1U size=3U		ver=1U	
w[0]   6.6.138 sc Send w[0]   Receive w[0]   w[1]	c_seco_build_ir func=16U undefined	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U	   
Send  Receive   w[0]	func=16U	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U	
Send  Receive   w[0]	c_seco_build_ir func=16U undefined	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U	
w[0]   6.6.138 so Send w[0]   w[0]   w[1]   w[2]	func=16U	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U	
Send    w[0]	func=16U	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U	
6.6.138 so	c_seco_build_ir  func=16U  undefined  c_seco_chip_in	nfo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U ver=1U	
Send   w[0]     Receive   w[0]     w[2]     w[2]	func=16U  undefined  c_seco_chip_in	fo()	svc=9U svc=1U	version	size=1U size=3U		ver=1U ver=1U	

RPC Protocol

w[2]		uid_h	
w[3]	monotonic		lc

# 6.6.140 sc\_seco\_enable\_debug()

Send								
w[0]	func=18U	ı	svc=9U		size=3U	ı	ver=1U	
w[1]			addr	(MSW)				
w[2]			addr	(LSW)				
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	 

## 6.6.141 sc\_seco\_get\_event()

Send								
w[0]	func=19U		svc=9U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		idx	
Receive								
receive								
w[0] w	err		svc=1U		size=2U		ver=1U	-

event

# 6.6.142 sc\_seco\_fuse\_write()

| w[1] |

Send								
w[0]	func=20U		svc=9U		size=3U	I	ver=1U	
w[1]			add	lr (MSW)				
w[2]			add	lr (LSW)				 
Receive								
w[0]	err		svc=1U		size=1U	l	ver=1U	 

# 6.6.143 sc\_seco\_patch()

Send								
w[0]	func=21U	ı	svc=9U	1	size=3U		ver=1U	
w[1]			addr	(MSW)				<sub> </sub>
w[2]			addr	(LSW)				 
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	 

# 6.6.144 sc\_seco\_set\_mono\_counter\_partition()

Send								
w[0]	func=28U	l	svc=9U	I	size=2U	l	ver=1U	
w[1]	undefined	l	undefined	I		she		I
Receive								
			svc=1U		 size=2U		 ver=1U	
W[0]   	err 	' 	SVC-10		S12e-20			
w[1]	undefined	l	undefined	l		she		

# 6.6.145 sc\_seco\_set\_fips\_mode()

Send								
w[0]	func=29U	l	svc=9U	I	size=2U	ı	ver=1U	
w[1]	undefined	l	undefined	 	undefined		mode	 
Receive								
w[0]	err	ı	svc=1U	ı	size=2U	ı	ver=1U	I
w[1]				reason				

# 6.6.146 sc\_seco\_start\_rng()

Send								
w[0]	func=22U	l	svc=9U		size=1U		ver=1U	
Receive								
w[0]	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]				status				

RPC Protocol

# 6.6.147 sc\_seco\_sab\_msg()

Send								
w[0]	func=23U	l	svc=9U	ı	size=3U	ı	ver=1U	
w[1]			addr	(MSW)				I
w[2]			addr	(LSW)				
Receive								
w[0]	err	   	svc=1U	   	size=1U	   	ver=1U	   

# 6.6.148 sc\_seco\_secvio\_enable()

Send								
w[0]	func=25U	 	svc=9U		size=1U		ver=1U	
Receive								
w[0]	err	 	svc=1U	I	size=1U		ver=1U	I

## 6.6.149 sc\_seco\_secvio\_config()

Send								
w[0]	func=26U	ı	svc=9U		size=7U		ver=1U	
w[1]				data0				
w[2]				data1				
w[3]				data2				
w[4]				data3				
w[5]				data4				
w[6]	undefined	ı	size	ı	access	ı	id	ı
Receive								
w[0]	err	ı	svc=1U	I	size=6U		ver=1U	
w[1]				data0				
w[2]				data1				
w[3]				data2				
w[4]				data3				
w[5]				data4				<sub> </sub>

# 6.6.150 sc\_seco\_secvio\_dgo\_config()

Send								
w[0]	func=27U	ı	svc=9U	ı	size=3U	l	ver=1U	
w[1]				data				
w[2]	undefined	I	undefined	I	access		id	
Receive								
[0]w	err	I	svc=1U		size=2U		ver=1U	
w[1]				data				

# 6.6.151 sc\_irq\_enable()

Send								
w[0]	func=1U	ı	svc=8U	ı	size=3U	l	ver=1U	ı
w[1]				mask				ı
w[2]	enable	 	group	I		resource		
Receive								
w[0]	err	 	svc=1U	I	size=1U	l	ver=1U	

# 6.6.152 sc\_irq\_status()

Send								
w[0]	func=2U	ı	svc=8U	I	size=2U	I	ver=1U	
w[1]	undefined	ı	group	ı		resource		
Receive								
w[0]	err	I	svc=1U	I	size=2U	I	ver=1U	
w[1]				status				

68	RPC Protoco

# **Chapter 7**

# **Module Index**

# 7.1 Modules

## Here is a list of all modules:

MISC: Miscellaneous Service	 		 												73
IRQ: Interrupt Service															
PAD: Pad Service	 		 												91
PM: Power Management Service															
SECO: Security Service	 		 												133
RM: Resource Management Service .	 		 												159
TIMER: Timer Service	 		 												187

70	Module Index

# **Chapter 8**

# File Index

# 8.1 File List

Here is a list of all documented files with brief descriptions:

piatiorm/main/ipc.n
Header file for the IPC implementation
platform/main/types.h
Header file containing types used across multiple service APIs
platform/svc/irq/api.h
Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function 221
platform/svc/misc/api.h
Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function . 218
platform/svc/pad/api.h
Header file containing the public API for the System Controller (SC) Pad Control (PAD) function 223
platform/svc/pm/api.h
Header file containing the public API for the System Controller (SC) Power Management (PM) func-
tion
platform/svc/rm/api.h
Header file containing the public API for the System Controller (SC) Resource Management (RM)
function
platform/svc/seco/api.h
Header file containing the public API for the System Controller (SC) Security (SECO) function 231
platform/svc/timer/api.h
Header file containing the public API for the System Controller (SC) Timer function

72	File Index

# **Chapter 9**

# **Module Documentation**

## 9.1 MISC: Miscellaneous Service

Module for the Miscellaneous (MISC) service.

#### **Macros**

#define SC\_MISC\_DMA\_GRP\_MAX 31U
 Max DMA channel priority group.

# **Typedefs**

- typedef uint8\_t sc\_misc\_dma\_group\_t
   This type is used to store a DMA channel priority group.
- typedef uint8\_t sc\_misc\_boot\_status\_t

This type is used report boot status.

typedef uint8\_t sc\_misc\_temp\_t

This type is used report boot status.

typedef uint8\_t sc\_misc\_bt\_t

This type is used report the boot type.

#### **Defines for type widths**

#define SC\_MISC\_DMA\_GRP\_W 5U
 Width of sc\_misc\_dma\_group\_t.

### Defines for sc\_misc\_boot\_status\_t

- #define SC\_MISC\_BOOT\_STATUS\_SUCCESS 0U Success.
- #define SC\_MISC\_BOOT\_STATUS\_SECURITY 1U Security violation.

### Defines for sc\_misc\_temp\_t

#define SC\_MISC\_TEMP 0U

Temp sensor.

#define SC\_MISC\_TEMP\_HIGH 1U

Temp high alarm.

#define SC\_MISC\_TEMP\_LOW 2U

Temp low alarm.

#### Defines for sc\_misc\_bt\_t

#define SC\_MISC\_BT\_PRIMARY 0U

Primary boot.

#define SC MISC BT SECONDARY 1U

Secondary boot.

#define SC\_MISC\_BT\_RECOVERY 2U

Recovery boot.

#define SC\_MISC\_BT\_MANUFACTURE 3U

Manufacture boot.

#define SC MISC BT SERIAL 4U

Serial boot.

#### **Control Functions**

• sc\_err\_t sc\_misc\_set\_control (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_ctrl\_t ctrl, uint32\_t val)

This function sets a miscellaneous control value.

sc\_err\_t sc\_misc\_get\_control (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_ctrl\_t ctrl, uint32\_t \*val)

This function gets a miscellaneous control value.

#### **DMA Functions**

sc\_err\_t sc\_misc\_set\_max\_dma\_group (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_misc\_dma\_group\_t max)

This function configures the max DMA channel priority group for a partition.

sc\_err\_t sc\_misc\_set\_dma\_group (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_dma\_group\_t group)

This function configures the priority group for a DMA channel.

#### **Debug Functions**

void sc\_misc\_debug\_out (sc\_ipc\_t ipc, uint8\_t ch)

This function is used output a debug character from the SCU UART.

• sc\_err\_t sc\_misc\_waveform\_capture (sc\_ipc\_t ipc, sc\_bool\_t enable)

This function starts/stops emulation waveform capture.

void sc\_misc\_build\_info (sc\_ipc\_t ipc, uint32\_t \*build, uint32\_t \*commit)

This function is used to return the SCFW build info.

• void sc\_misc\_api\_ver (sc\_ipc\_t ipc, uint16\_t \*cl\_maj, uint16\_t \*cl\_min, uint16\_t \*sv\_maj, uint16\_t \*sv\_min)

This function is used to return the SCFW API versions.

void sc\_misc\_unique\_id (sc\_ipc\_t ipc, uint32\_t \*id\_l, uint32\_t \*id\_h)

This function is used to return the device's unique ID.

#### **Other Functions**

sc\_err\_t sc\_misc\_set\_ari (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rsrc\_t resource\_mst, uint16\_t ari, sc\_bool\_t enable)

This function configures the ARI match value for PCIe/SATA resources.

void sc misc boot status (sc ipc t ipc, sc misc boot status t status)

This function reports boot status.

• sc err t sc misc boot done (sc ipc t ipc, sc rsrc t cpu)

This function tells the SCFW that a CPU is done booting.

• sc\_err\_t sc\_misc\_otp\_fuse\_read (sc\_ipc\_t ipc, uint32\_t word, uint32\_t \*val)

This function reads a given fuse word index.

sc\_err\_t sc\_misc\_otp\_fuse\_write (sc\_ipc\_t ipc, uint32\_t word, uint32\_t val)

This function writes a given fuse word index.

- sc\_err\_t sc\_misc\_set\_temp (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_temp\_t temp, int16\_t celsius, int8\_t tenths)

  This function sets a temp sensor alarm.
- sc\_err\_t sc\_misc\_get\_temp (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_temp\_t temp, int16\_t \*celsius, int8\_t \*tenths)

This function gets a temp sensor value.

void sc misc get boot dev (sc ipc t ipc, sc rsrc t \*dev)

This function returns the boot device.

sc\_err\_t sc\_misc\_get\_boot\_type (sc\_ipc\_t ipc, sc\_misc\_bt\_t \*type)

This function returns the boot type.

sc\_err\_t sc\_misc\_get\_boot\_container (sc\_ipc\_t ipc, uint8\_t \*idx)

This function returns the boot container index.

void sc\_misc\_get\_button\_status (sc\_ipc\_t ipc, sc\_bool\_t \*status)

This function returns the current status of the ON/OFF button.

sc\_err\_t sc\_misc\_rompatch\_checksum (sc\_ipc\_t ipc, uint32\_t \*checksum)

This function returns the ROM patch checksum.

• sc\_err\_t sc\_misc\_board\_ioctl (sc\_ipc\_t ipc, uint32\_t \*parm1, uint32\_t \*parm2, uint32\_t \*parm3)

This function calls the board IOCTL function.

#### 9.1.1 Detailed Description

Module for the Miscellaneous (MISC) service.

#### 9.1.2 Function Documentation

#### 9.1.2.1 sc\_misc\_set\_control()

This function sets a miscellaneous control value.

#### **Parameters**

in	ipc	IPC handle
in	resource	resource the control is associated with
in	ctrl	control to change
in	val	value to apply to the control

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

#### 9.1.2.2 sc\_misc\_get\_control()

This function gets a miscellaneous control value.

#### **Parameters**

in	ipc	IPC handle	
in	resource   resource the control is associated with		
in	ctrl	control to get	
out	val	pointer to return the control value	

## Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

#### 9.1.2.3 sc\_misc\_set\_max\_dma\_group()

This function configures the max DMA channel priority group for a partition.

#### **Parameters**

in	ipc	IPC handle	
in	pt	handle of partition to assign max	
in	max	max priority group (0-31)	

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the affected partition

Valid *max* range is 0-31 with 0 being the lowest and 31 the highest. Default is the max priority group for the parent partition of *pt*.

#### 9.1.2.4 sc\_misc\_set\_dma\_group()

This function configures the priority group for a DMA channel.

#### **Parameters**

in	ipc	IPC handle
in	resource	DMA channel resource
in	group	priority group (0-31)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the DMA channel

Valid *group* range is 0-31 with 0 being the lowest and 31 the highest. The max value of *group* is limited by the partition max set using sc\_misc\_set\_max\_dma\_group().

#### 9.1.2.5 sc\_misc\_debug\_out()

This function is used output a debug character from the SCU UART.

#### **Parameters**

in	ipc	IPC handle
in	ch	character to output

#### 9.1.2.6 sc\_misc\_waveform\_capture()

This function starts/stops emulation waveform capture.

#### **Parameters**

	in	ipc	IPC handle
I	in	enable	flag to enable/disable capture

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

• SC\_ERR\_UNAVAILABLE if not running on emulation

#### 9.1.2.7 sc\_misc\_build\_info()

This function is used to return the SCFW build info.

#### **Parameters**

in	ipc IPC handle	
out	build	pointer to return build number
out	commit pointer to return commit ID (git SHA-	

#### 9.1.2.8 sc\_misc\_api\_ver()

This function is used to return the SCFW API versions.

#### **Parameters**

in	ipc IPC handle		
out	cl_maj	pointer to return major part of client version	
out	cl_min	pointer to return minor part of client version	
out	sv_maj	nj pointer to return major part of SCFW version	
out	sv_min	pointer to return minor part of SCFW version	

Client version is the version of the API ported to and used by the caller. SCFW version is the version of the SCFW binary running on the CPU.

Note a major version difference indicates a break in compatibility.

#### 9.1.2.9 sc\_misc\_unique\_id()

This function is used to return the device's unique ID.

#### **Parameters**

in	ipc	IPC handle
out	id⊷	pointer to return lower 32-bit of ID [31:0]
	_/	
out	id⊷	pointer to return upper 32-bits of ID [63:32]
	_h	

#### 9.1.2.10 sc\_misc\_set\_ari()

This function configures the ARI match value for PCIe/SATA resources.

#### **Parameters**

in	ipc	IPC handle
in	resource	match resource
in	resource_mst	PCIe/SATA master to match
in	ari	ARI to match
in	enable	enable match or not

#### Returns

Returns an error code (SC ERR NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the resource and translation

For PCIe, the ARI is the 16-bit value that includes the bus number, device number, and function number. For SATA, this value includes the FISType and PM\_Port.

#### 9.1.2.11 sc\_misc\_boot\_status()

This function reports boot status.

#### **Parameters**

in	ipc	IPC handle
in	status	boot status

This is used by SW partitions to report status of boot. This is normally used to report a boot failure.

#### 9.1.2.12 sc\_misc\_boot\_done()

This function tells the SCFW that a CPU is done booting.

#### **Parameters**

in	ipc	IPC handle	
in	сри	CPU that is done booting	

This is called by early booting CPUs to report they are done with initialization. After starting early CPUs, the SCFW halts the booting process until they are done. During this time, early CPUs can call the SCFW with lower latency as the SCFW is idle.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the CPU owner

#### 9.1.2.13 sc\_misc\_otp\_fuse\_read()

This function reads a given fuse word index.

#### **Parameters**

in	ipc	IPC handle
in	word	fuse word index
out	val	fuse read value

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- · SC ERR NOACCESS if read operation failed
- SC\_ERR\_LOCKED if read operation is locked

#### 9.1.2.14 sc\_misc\_otp\_fuse\_write()

This function writes a given fuse word index.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

#### **Parameters**

in	ipc	IPC handle
in	word	fuse word index
in	val	fuse write value

The command is passed as is to SECO. SECO uses part of the *word* parameter to indicate if the fuse should be locked after programming. See the "Write common fuse" section of the SECO API Reference Guide for more info.

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- · SC\_ERR\_NOACCESS if write operation failed
- · SC\_ERR\_LOCKED if write operation is locked

## 9.1.2.15 sc\_misc\_set\_temp()

This function sets a temp sensor alarm.

#### **Parameters**

in	ipc	IPC handle
in	resource	resource with sensor
in	temp	alarm to set
in	celsius	whole part of temp to set
in	tenths	fractional part of temp to set

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

This function will enable the alarm interrupt if the temp requested is not the min/max temp. This enable automatically clears when the alarm occurs and this function has to be called again to re-enable.

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- · SC\_ERR\_NOACCESS if caller does not own the resource
- SC\_ERR\_NOPOWER if power domain of resource not powered

#### 9.1.2.16 sc\_misc\_get\_temp()

This function gets a temp sensor value.

#### **Parameters**

in	ipc	IPC handle
in	resource	resource with sensor
in	temp	value to get (sensor or alarm)
out	celsius	whole part of temp to get
out	tenths	fractional part of temp to get

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- SC\_ERR\_BUSY if temp not ready yet (time delay after power on)
- SC\_ERR\_NOPOWER if power domain of resource not powered

#### 9.1.2.17 sc\_misc\_get\_boot\_dev()

This function returns the boot device.

#### **Parameters**

in	ipc	IPC handle
out	dev	pointer to return boot device

#### 9.1.2.18 sc\_misc\_get\_boot\_type()

This function returns the boot type.

#### **Parameters**

in	ipc	IPC handle
out	type	pointer to return boot type

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors code:

• SC\_ERR\_UNAVAILABLE if type not passed by ROM

#### 9.1.2.19 sc\_misc\_get\_boot\_container()

This function returns the boot container index.

## **Parameters**

in	ipc	IPC handle
out	idx	pointer to return index

Return idx = 1 for first container, 2 for second.

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors code:

· SC\_ERR\_UNAVAILABLE if index not passed by ROM

#### 9.1.2.20 sc\_misc\_get\_button\_status()

This function returns the current status of the ON/OFF button.

#### **Parameters**

in	ipc	IPC handle
out	status	pointer to return button status

#### 9.1.2.21 sc\_misc\_rompatch\_checksum()

This function returns the ROM patch checksum.

#### **Parameters**

in	ipc	IPC handle
out	checksum	pointer to return checksum

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

## 9.1.2.22 sc\_misc\_board\_ioctl()

This function calls the board IOCTL function.

### **Parameters**

in	ipc	IPC handle
in,out	parm1	pointer to pass parameter 1
in,out	parm2	pointer to pass parameter 2
in,out	parm3	pointer to pass parameter 3

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

# 9.2 IRQ: Interrupt Service

Module for the Interrupt (IRQ) service.

#### **Macros**

#define SC\_IRQ\_NUM\_GROUP 7U
 Number of groups.

### **Typedefs**

• typedef uint8\_t sc\_irq\_group\_t

This type is used to declare an interrupt group.

typedef uint8\_t sc\_irq\_temp\_t

This type is used to declare a bit mask of temp interrupts.

typedef uint8\_t sc\_irq\_wdog\_t

This type is used to declare a bit mask of watchdog interrupts.

typedef uint8\_t sc\_irq\_rtc\_t

This type is used to declare a bit mask of RTC interrupts.

typedef uint8\_t sc\_irq\_wake\_t

This type is used to declare a bit mask of wakeup interrupts.

#### **Functions**

- sc\_err\_t sc\_irq\_enable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t mask, sc\_bool\_t enable)

  This function enables/disables interrupts.
- sc\_err\_t sc\_irq\_status (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t \*status)

This function returns the current interrupt status (regardless if masked).

#### Defines for sc\_irq\_group\_t

#define SC\_IRQ\_GROUP\_TEMP 0U

Temp interrupts.

#define SC\_IRQ\_GROUP\_WDOG 1U

Watchdog interrupts.

• #define SC\_IRQ\_GROUP\_RTC 2U

RTC interrupts.

#define SC\_IRQ\_GROUP\_WAKE 3U

Wakeup interrupts.

• #define SC\_IRQ\_GROUP\_SYSCTR 4U

System counter interrupts.

#define SC\_IRQ\_GROUP\_REBOOTED 5U

Partition reboot complete.

• #define SC\_IRQ\_GROUP\_REBOOT 6U

Partition reboot starting.

#### Defines for sc\_irq\_temp\_t

```
    #define SC_IRQ_TEMP_HIGH (1UL << 0U)</li>
```

Temp alarm interrupt.

#define SC\_IRQ\_TEMP\_CPU0\_HIGH (1UL << 1U)</li>

CPU0 temp alarm interrupt.

- #define SC\_IRQ\_TEMP\_CPU1\_HIGH (1UL << 2U)</li>
  - CPU1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_GPU0\_HIGH (1UL << 3U)</li>
   GPU0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_GPU1\_HIGH (1UL << 4U)</li>
   GPU1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_DRC0\_HIGH (1UL << 5U)</li>
   DRC0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_DRC1\_HIGH (1UL << 6U)</li>
   DRC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_VPU\_HIGH (1UL << 7U)</li>
   DRC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_PMIC0\_HIGH (1UL << 8U)</li>
   PMIC0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_PMIC1\_HIGH (1UL << 9U)</li>
   PMIC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_LOW (1UL << 10U)
  - Temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_CPU0\_LOW (1UL << 11U)</li>
   CPU0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_CPU1\_LOW (1UL << 12U)</li>
   CPU1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_GPU0\_LOW (1UL << 13U)</li>
   GPU0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_GPU1\_LOW (1UL << 14U)</li>
   GPU1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_DRC0\_LOW (1UL << 15U)</li>
   DRC0 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_DRC1\_LOW (1UL << 16U)</li>
   DRC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_VPU\_LOW (1UL << 17U)</li>
   DRC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_PMIC0\_LOW (1UL << 18U)
- PMIC0 temp alarm interrupt.#define SC\_IRQ\_TEMP\_PMIC1\_LOW (1UL << 19U)</li>
  - PMIC1 temp alarm interrupt.
- #define SC\_IRQ\_TEMP\_PMIC2\_HIGH (1UL << 20U)</li>

PMIC2 temp alarm interrupt.

- #define SC\_IRQ\_TEMP\_PMIC2\_LOW (1UL << 21U)</li>
  - PMIC2 temp alarm interrupt.

#### Defines for sc\_irq\_wdog\_t

#define SC\_IRQ\_WDOG (1U << 0U)</li>
 Watchdog interrupt.

## Defines for sc\_irq\_rtc\_t

#define SC\_IRQ\_RTC (1U << 0U)</li>
 RTC interrupt.

### Defines for sc\_irq\_wake\_t

#define SC\_IRQ\_BUTTON (1U << 0U)</li>

Button interrupt.

#define SC\_IRQ\_PAD (1U << 1U)</li>

Pad wakeup.

#define SC\_IRQ\_USR1 (1U << 2U)</li>

User defined 1.

#define SC\_IRQ\_USR2 (1U << 3U)</li>

User defined 2.

#define SC\_IRQ\_BC\_PAD (1U << 4U)</li>

Pad wakeup (broadcast to all partitions)

• #define SC\_IRQ\_SW\_WAKE (1U << 5U)

Software requested wake.

#define SC\_IRQ\_SECVIO (1U << 6U)</li>
 Security violation.

#### Defines for sc\_irq\_sysctr\_t

#define SC\_IRQ\_SYSCTR (1U << 0U)</li>
 SYSCTR interrupt.

### 9.2.1 Detailed Description

Module for the Interrupt (IRQ) service.

#### 9.2.2 Function Documentation

## 9.2.2.1 sc\_irq\_enable()

This function enables/disables interrupts.

If pending interrupts are unmasked, an interrupt will be triggered.

#### **Parameters**

in	ipc	IPC handle
in	resource	MU channel
in	group	group the interrupts are in
in	mask	mask of interrupts to affect
in	enable	state to change interrupts to

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

• SC\_PARM if group invalid

#### 9.2.2.2 sc\_irq\_status()

This function returns the current interrupt status (regardless if masked).

Automatically clears pending interrupts.

#### **Parameters**

in	ipc	IPC handle
in	resource	MU channel
in	group	groups the interrupts are in
in	status	status of interrupts

## Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

• SC\_PARM if group invalid

The returned status may show interrupts pending that are currently masked.

9.3 PAD: Pad Service 91

#### 9.3 PAD: Pad Service

Module for the Pad Control (PAD) service.

## **Typedefs**

• typedef uint8\_t sc\_pad\_config\_t

This type is used to declare a pad config.

typedef uint8 t sc pad iso t

This type is used to declare a pad low-power isolation config.

• typedef uint8\_t sc\_pad\_28fdsoi\_dse\_t

This type is used to declare a drive strength.

typedef uint8\_t sc\_pad\_28fdsoi\_ps\_t

This type is used to declare a pull select.

typedef uint8\_t sc\_pad\_28fdsoi\_pus\_t

This type is used to declare a pull-up select.

typedef uint8\_t sc\_pad\_wakeup\_t

This type is used to declare a wakeup mode of a pad.

#### Defines for type widths

#define SC\_PAD\_MUX\_W 3U
 Width of mux parameter.

## Defines for sc\_pad\_config\_t

 #define SC\_PAD\_CONFIG\_NORMAL 0U Normal.

#define SC\_PAD\_CONFIG\_OD 1U

Open Drain.

• #define SC\_PAD\_CONFIG\_OD\_IN 2U

Open Drain and input.

#define SC\_PAD\_CONFIG\_OUT\_IN 3U

Output and input.

#### Defines for sc\_pad\_iso\_t

• #define SC\_PAD\_ISO\_OFF 0U

ISO latch is transparent.

#define SC\_PAD\_ISO\_EARLY 1U

Follow EARLY\_ISO.

• #define SC\_PAD\_ISO\_LATE 2U

Follow LATE\_ISO.

• #define SC\_PAD\_ISO\_ON 3U

ISO latched data is held.

#### Defines for sc\_pad\_28fdsoi\_dse\_t

#define SC\_PAD\_28FDSOI\_DSE\_18V\_1MA 0U
 Drive strength of 1mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_2MA 1U
 Drive strength of 2mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_4MA 2U
 Drive strength of 4mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_6MA 3U
 Drive strength of 6mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_8MA 4U
 Drive strength of 8mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_10MA 5U
 Drive strength of 10mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_12MA 6U
 Drive strength of 12mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_HS 7U
 High-speed drive strength for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_2MA 0U
 Drive strength of 2mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_4MA 1U
 Drive strength of 4mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_8MA 2U
 Drive strength of 8mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_12MA 3U
 Drive strength of 12mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH 0U
 High drive strength for dual volt.

#define SC\_PAD\_28FDSOI\_DSE\_DV\_LOW 1U
 Low drive strength for dual volt.

#### Defines for sc\_pad\_28fdsoi\_ps\_t

#define SC\_PAD\_28FDSOI\_PS\_KEEPER 0U
 Bus-keeper (only valid for 1.8v)

#define SC\_PAD\_28FDSOI\_PS\_PU 1U
 Pull-up.

#define SC\_PAD\_28FDSOI\_PS\_PD 2U
 Pull-down.

#define SC\_PAD\_28FDSOI\_PS\_NONE 3U
 No pull (disabled)

9.3 PAD: Pad Service 93

#### Defines for sc\_pad\_28fdsoi\_pus\_t

```
    #define SC_PAD_28FDSOI_PUS_30K_PD 0U
30K pull-down
```

#define SC\_PAD\_28FDSOI\_PUS\_100K\_PU 1U
 100K pull-up

 #define SC\_PAD\_28FDSOI\_PUS\_3K\_PU 2U 3K pull-up

 #define SC\_PAD\_28FDSOI\_PUS\_30K\_PU 3U 30K pull-up

#### Defines for sc pad wakeup t

#define SC\_PAD\_WAKEUP\_OFF 0U
 Off.

• #define SC\_PAD\_WAKEUP\_CLEAR 1U

Clears pending flag.

#define SC\_PAD\_WAKEUP\_LOW\_LVL 4U

Low level.

#define SC\_PAD\_WAKEUP\_FALL\_EDGE 5U

Falling edge.

#define SC\_PAD\_WAKEUP\_RISE\_EDGE 6U

Rising edge.

#define SC\_PAD\_WAKEUP\_HIGH\_LVL 7U

High-level.

### **Generic Functions**

- sc\_err\_t sc\_pad\_set\_mux (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t mux, sc\_pad\_config\_t config, sc\_pad\_iso\_t iso)
   This function configures the mux settings for a pad.
- sc\_err\_t sc\_pad\_get\_mux (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*mux, sc\_pad\_config\_t \*config, sc\_pad\_iso\_t \*iso)

This function gets the mux settings for a pad.

sc\_err\_t sc\_pad\_set\_gp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t ctrl)

This function configures the general purpose pad control.

sc\_err\_t sc\_pad\_get\_gp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t \*ctrl)

This function gets the general purpose pad control.

sc\_err\_t sc\_pad\_set\_wakeup (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_wakeup\_t wakeup)

This function configures the wakeup mode of the pad.

sc\_err\_t sc\_pad\_get\_wakeup (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_wakeup\_t \*wakeup)

This function gets the wakeup mode of a pad.

• sc\_err\_t sc\_pad\_set\_all (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t mux, sc\_pad\_config\_t config, sc\_pad\_iso\_t iso, uint32\_t ctrl, sc\_pad\_wakeup\_t wakeup)

This function configures a pad.

• sc\_err\_t sc\_pad\_get\_all (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*mux, sc\_pad\_config\_t \*config, sc\_pad\_iso\_t \*iso, uint32\_t \*ctrl, sc\_pad\_wakeup\_t \*wakeup)

This function gets a pad's config.

#### **SoC Specific Functions**

sc\_err\_t sc\_pad\_set (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t val)

This function configures the settings for a pad.

sc\_err\_t sc\_pad\_get (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t \*val)

This function gets the settings for a pad.

sc\_err\_t sc\_pad\_config (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t val)

This function writes a configuration register.

#### **Technology Specific Functions**

sc\_err\_t sc\_pad\_set\_gp\_28fdsoi (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t dse, sc\_pad\_28fdsoi\_ps\_t ps)

This function configures the pad control specific to 28FDSOI.

sc\_err\_t sc\_pad\_get\_gp\_28fdsoi (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t \*dse, sc\_pad\_28fdsoi\_ps\_t \*ps)

This function gets the pad control specific to 28FDSOI.

 sc\_err\_t sc\_pad\_set\_gp\_28fdsoi\_hsic (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t dse, sc\_bool\_t hys, sc\_pad\_28fdsoi\_pus\_t pus, sc\_bool\_t pke, sc\_bool\_t pue)

This function configures the pad control specific to 28FDSOI.

• sc\_err\_t sc\_pad\_get\_gp\_28fdsoi\_hsic (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t \*dse, sc\_bool\_t \*hys, sc\_pad\_28fdsoi\_pus\_t \*pus, sc\_bool\_t \*pke, sc\_bool\_t \*pue)

This function gets the pad control specific to 28FDSOI.

• sc\_err\_t sc\_pad\_set\_gp\_28fdsoi\_comp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t compen, sc\_bool\_t fastfrz, uint8\_t rasrcp, uint8\_t

This function configures the compensation control specific to 28FDSOI.

sc\_err\_t sc\_pad\_get\_gp\_28fdsoi\_comp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*compen, sc\_bool\_t \*fastfrz, uint8\_t \*rasrcp, uint8\_t \*rasrcp, sc\_bool\_t \*nasrc\_sel, sc\_bool\_t \*compok, uint8\_t \*nasrc, sc\_bool\_t \*psw\_ovr)

This function gets the compensation control specific to 28FDSOI.

#### 9.3.1 Detailed Description

Module for the Pad Control (PAD) service.

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- · Configuring compensation for pad groups with dual voltage capability.

Pad functions fall into one of three categories. Generic functions are common to all SoCs and all process technologies. SoC functions are raw low-level functions. Technology-specific functions are specific to the process technology.

The list of pads is SoC specific. Refer to the SoC Pad List for valid pad values. Note that all pads exist on a die but may or may not be brought out by the specific package. Mapping of pads to package pins/balls is documented in the

9.3 PAD: Pad Service 95

associated Data Sheet. Some pads may not be brought out because the part (die+package) is defeatured and some pads may connect to the substrate in the package.

Some pads (SC\_P\_COMP\_\*) that can be specified are not individual pads but are in fact pad groups. These groups have additional configuration that can be done using the sc\_pad\_set\_gp\_28fdsoi\_comp() function. More info on these can be found in the associated Reference Manual.

Pads are managed as a resource by the Resource Manager (RM). They have assigned owners and only the owners can configure the pads. Some of the pads are reserved for use by the SCFW itself and this can be overridden with the implementation of board\_config\_sc(). Additionally, pads may be assigned to various other partitions via the implementation of board\_system\_config().

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

The following SCFW pad code is an example of how to configure pads. In this example, two pads are configured for use by the i.MX8QXP I2C 0 (ADMA.I2C0). Another dual-voltge pad is configured as SPI 0 SCK (ADMA.SPI0.SCK).

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an sc\_ipc\_open() and sc\_ipc\_close() function to manage this. The sc\_ipc\_open() takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

```
1 /* Configure I2C_0 SCL pad */
2 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPI00_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
3 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPI00_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
4
5 /* Configure I2C_0 SDA pad */
6 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPI00_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
7 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPI00_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
8
9 /* Configure SPI0 SCK pad (dual-voltage) */
10 sc_pad_set_mux(ipc, SC_P_SPI0_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
11 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPI0_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

The first pair of pads in question are MIPI\_CSI0\_GPIO0\_00 (used for SCL) and MIPI\_CSI0\_GPIO0\_01 (used for SDA). I2C 0 is mux select 1 for both pads.

The first two lines configure the SCL pad. The first configures the SCL pad for mux select 1, and as open-drain with with input. The second configures the drive strength and enables the pull-up.

The last two lines do the same for the SDA pad.

For 28FDSIO single voltage pads, SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH and SC\_PAD\_28FDSOI\_DSE\_DV\_LOW are not valid drive strenths.

```
0 /* Configure I2C_0 SCL pad */
1 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPI00_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
2 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPI00_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
3
4 /* Configure I2C_0 SDA pad */
5 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPI00_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
6 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPI00_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
```

The next pad configured is SPI0\_SCK. It is configured as mux select 0. the first line configures the mux select as 0 and normal push-pull. The second line configures the drive strength and no pull-up. Note the drive strength setting is different for this dual voltage pad.

```
7 /* Configure SPIO SCK pad (dual-voltage) */
9 sc_pad_set_mux(ipc, SC_P_SPIO_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
10 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPIO_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

For 28FDSIO dual voltage pads, only SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH and SC\_PAD\_28FDSOI\_DSE\_DV\_LOW are valid drive strenths.

The voltage of the pad is determined by the supply for the pad group (the VDD SPI SAI 1P8 3P3 pad in this case).

# 9.3.2 Typedef Documentation

```
9.3.2.1 sc_pad_config_t

typedef uint8_t sc_pad_config_t
```

This type is used to declare a pad config.

It determines how the output data is driven, pull-up is controlled, and input signal is connected. Normal and OD are typical and only connect the input when the output is not driven. The IN options are less common and force an input connection even when driving the output.

```
9.3.2.2 sc_pad_iso_t

typedef uint8_t sc_pad_iso_t
```

This type is used to declare a pad low-power isolation config.

ISO\_LATE is the most common setting. ISO\_EARLY is only used when an output pad is directly determined by another input pad. The other two are only used when SW wants to directly control isolation.

```
9.3.2.3 sc_pad_28fdsoi_dse_t
typedef uint8_t sc_pad_28fdsoi_dse_t
```

This type is used to declare a drive strength.

Note it is specific to 28FDSOI. Also note that valid values depend on the pad type.

```
9.3.2.4 sc_pad_28fdsoi_ps_t
typedef uint8_t sc_pad_28fdsoi_ps_t
```

This type is used to declare a pull select.

Note it is specific to 28FDSOI.

```
9.3.2.5 sc_pad_28fdsoi_pus_t
typedef uint8_t sc_pad_28fdsoi_pus_t
```

This type is used to declare a pull-up select.

Note it is specific to 28FDSOI HSIC pads.

## 9.3.3 Function Documentation

This function configures the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

9.3 PAD: Pad Service 97

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	mux	mux setting
in	config	pad config
in	iso	low-power isolation mode

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

# 9.3.3.2 sc\_pad\_get\_mux()

This function gets the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	mux	pointer to return mux setting
out	config	pointer to return pad config
out	iso	pointer to return low-power isolation mode

## Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

```
9.3.3.3 sc_pad_set_gp()
```

This function configures the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	ctrl	control value to set

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- · SC PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

# 9.3.3.4 sc\_pad\_get\_gp()

This function gets the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

9.3 PAD: Pad Service 99

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	ctrl	pointer to return control value

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

# 9.3.3.5 sc\_pad\_set\_wakeup()

This function configures the wakeup mode of the pad.

# Parameters

in	ipc	IPC handle
in	pad	pad to configure
in	wakeup	wakeup to set

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

# 9.3.3.6 sc\_pad\_get\_wakeup()

This function gets the wakeup mode of a pad.

## **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	wakeup	pointer to return wakeup

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

## 9.3.3.7 sc\_pad\_set\_all()

This function configures a pad.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	mux	mux setting
in	config	pad config
in	iso	low-power isolation mode
in	ctrl	control value
in	wakeup	wakeup to set

9.3 PAD: Pad Service

#### See also

```
sc_pad_set_mux().
sc_pad_set_gp().
```

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

#### Returns

```
Returns an error code (SC_ERR_NONE = success).
```

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

### 9.3.3.8 sc\_pad\_get\_all()

This function gets a pad's config.

#### **Parameters**

in	ipc	IPC handle
in	pad pad to query	
out	mux	pointer to return mux setting
out	config	pointer to return pad config
out	iso	pointer to return low-power isolation mode
out	ctrl	pointer to return control value
out	wakeup	pointer to return wakeup to set

### See also

```
sc_pad_set_mux().
sc_pad_set_gp().
```

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Refer to the SoC Pad List for valid pad values.

```
9.3.3.9 sc_pad_set()
```

This function configures the settings for a pad.

This setting is SoC specific.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	val	value to set

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

# 9.3.3.10 sc\_pad\_get()

This function gets the settings for a pad.

This setting is SoC specific.

9.3 PAD: Pad Service 103

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	val	pointer to return setting

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

## 9.3.3.11 sc\_pad\_config()

This function writes a configuration register.

This setting is SoC specific.

# **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	val	value to set

Use to configure various HSIC and NAND congiruation settings.

## Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

# 9.3.3.12 sc\_pad\_set\_gp\_28fdsoi()

This function configures the pad control specific to 28FDSOI.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	dse	drive strength
in	ps	pull select

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

# 9.3.3.13 sc\_pad\_get\_gp\_28fdsoi()

This function gets the pad control specific to 28FDSOI.

## **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	dse	pointer to return drive strength
out	ps	pointer to return pull select

9.3 PAD: Pad Service

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

## 9.3.3.14 sc\_pad\_set\_gp\_28fdsoi\_hsic()

This function configures the pad control specific to 28FDSOI.

# Parameters

in	ipc	IPC handle
in	pad	pad to configure
in	dse	drive strength
in	hys	hysteresis
in	pus	pull-up select
in	pke	pull keeper enable
in	pue	pull-up enable

# Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

## 9.3.3.15 sc\_pad\_get\_gp\_28fdsoi\_hsic()

This function gets the pad control specific to 28FDSOI.

## **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	dse	pointer to return drive strength
out	hys	pointer to return hysteresis
out	pus	pointer to return pull-up select
out	pke	pointer to return pull keeper enable
out	pue	pointer to return pull-up enable

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

# 9.3.3.16 sc\_pad\_set\_gp\_28fdsoi\_comp()

This function configures the compensation control specific to 28FDSOI.

9.3 PAD: Pad Service

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to configure
in	compen	compensation/freeze mode
in	fastfrz	fast freeze
in	rasrcp	compensation code for PMOS
in	rasrcn	compensation code for NMOS
in	nasrc_sel	NASRC read select
in	psw_ovr	2.5v override

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

Note *psw\_ovr* is only applicable to pads supporting 2.5 volt operation (e.g. some Ethernet pads).

## 9.3.3.17 sc\_pad\_get\_gp\_28fdsoi\_comp()

This function gets the compensation control specific to 28FDSOI.

#### **Parameters**

in	ipc	IPC handle
in	pad	pad to query
out	compen	pointer to return compensation/freeze mode
out	fastfrz	pointer to return fast freeze

# **Parameters**

out	rasrcp	pointer to return compensation code for PMOS
out	rasrcn	pointer to return compensation code for NMOS
out	nasrc_sel	pointer to return NASRC read select
out	compok	pointer to return compensation status
out	nasrc	pointer to return NASRCP/NASRCN
out	psw_ovr	pointer to return the 2.5v override

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

# 9.4 PM: Power Management Service

Module for the Power Management (PM) service.

# **Typedefs**

• typedef uint8\_t sc\_pm\_power\_mode\_t

This type is used to declare a power mode.

· typedef uint8\_t sc\_pm\_clk\_t

This type is used to declare a clock.

typedef uint8\_t sc\_pm\_clk\_parent\_t

This type is used to declare the clock parent.

typedef uint32\_t sc\_pm\_clock\_rate\_t

This type is used to declare clock rates.

typedef uint8\_t sc\_pm\_reset\_type\_t

This type is used to declare a desired reset type.

typedef uint8\_t sc\_pm\_reset\_reason\_t

This type is used to declare a reason for a reset.

typedef uint8\_t sc\_pm\_sys\_if\_t

This type is used to specify a system-level interface to be power managed.

typedef uint8\_t sc\_pm\_wake\_src\_t

This type is used to specify a wake source for CPU resources.

# Defines for type widths

• #define SC\_PM\_POWER\_MODE\_W 2U

Width of sc\_pm\_power\_mode\_t.

• #define SC\_PM\_CLOCK\_MODE\_W 3U

Width of sc\_pm\_clock\_mode\_t.

• #define SC PM RESET TYPE W 2U

Width of sc\_pm\_reset\_type\_t.

• #define SC\_PM\_RESET\_REASON\_W 4U

Width of sc pm reset reason t.

# **Defines for ALL parameters**

#define SC\_PM\_CLK\_ALL ((sc\_pm\_clk\_t) UINT8\_MAX)
 All clocks.

# Defines for sc\_pm\_power\_mode\_t

• #define SC\_PM\_PW\_MODE\_OFF 0U

Power off.

· #define SC PM PW MODE STBY 1U

Power in standby.

#define SC\_PM\_PW\_MODE\_LP 2U

Power in low-power.

• #define SC\_PM\_PW\_MODE\_ON 3U

Power on.

# Defines for sc\_pm\_clk\_t

• #define SC\_PM\_CLK\_SLV\_BUS 0U

Slave bus clock.

· #define SC PM CLK MST BUS 1U

Master bus clock.

• #define SC\_PM\_CLK\_PER 2U

Peripheral clock.

• #define SC\_PM\_CLK\_PHY 3U

Phy clock.

• #define SC PM CLK MISC 4U

Misc clock.

• #define SC\_PM\_CLK\_MISC0 0U

Misc 0 clock.

#define SC\_PM\_CLK\_MISC1 1U

Misc 1 clock.

#define SC\_PM\_CLK\_MISC2 2U

Misc 2 clock.

#define SC\_PM\_CLK\_MISC3 3U

Misc 3 clock.

• #define SC\_PM\_CLK\_MISC4 4U

Misc 4 clock.

• #define SC\_PM\_CLK\_CPU 2U

CPU clock.

• #define SC\_PM\_CLK\_PLL 4U

PLL.

• #define SC\_PM\_CLK\_BYPASS 4U

Bypass clock.

# Defines for sc\_pm\_clk\_parent\_t

#define SC\_PM\_PARENT\_XTAL 0U

Parent is XTAL.

• #define SC\_PM\_PARENT\_PLL0 1U

Parent is PLL0.

• #define SC\_PM\_PARENT\_PLL1 2U

Parent is PLL1 or PLL0/2.

• #define SC\_PM\_PARENT\_PLL2 3U

Parent in PLL2 or PLL0/4.

#define SC\_PM\_PARENT\_BYPS 4U

Parent is a bypass clock.

# Defines for sc\_pm\_reset\_type\_t

#define SC\_PM\_RESET\_TYPE\_COLD 0U

Cold reset.

#define SC\_PM\_RESET\_TYPE\_WARM 1U

Warm reset.

• #define SC\_PM\_RESET\_TYPE\_BOARD 2U

Board reset.

# Defines for sc\_pm\_reset\_reason\_t

#define SC\_PM\_RESET\_REASON\_POR 0U
 Power on reset.

#define SC\_PM\_RESET\_REASON\_JTAG 1U

JTAG reset.

#define SC\_PM\_RESET\_REASON\_SW 2U

Software reset.

#define SC\_PM\_RESET\_REASON\_WDOG 3U

Partition watchdog reset.

#define SC\_PM\_RESET\_REASON\_LOCKUP 4U

SCU lockup reset.

#define SC\_PM\_RESET\_REASON\_SNVS 5U

SNVS reset.

#define SC\_PM\_RESET\_REASON\_TEMP 6U

Temp panic reset.

#define SC\_PM\_RESET\_REASON\_MSI 7U

MSI reset.

#define SC\_PM\_RESET\_REASON\_UECC 8U

ECC reset.

#define SC PM RESET REASON SCFW WDOG 9U

SCFW watchdog reset.

#define SC\_PM\_RESET\_REASON\_ROM\_WDOG 10U

SCU ROM watchdog reset.

#define SC\_PM\_RESET\_REASON\_SECO 11U

SECO reset.

#define SC\_PM\_RESET\_REASON\_SCFW\_FAULT 12U

SCFW fault reset.

#define SC\_PM\_RESET\_REASON\_V2X\_DEBUG 13U

V2X debug switch.

### Defines for sc\_pm\_sys\_if\_t

#define SC PM SYS IF INTERCONNECT 0U

System interconnect.

• #define SC PM SYS IF MU 1U

AP -> SCU message units.

#define SC PM SYS IF OCMEM 2U

On-chip memory (ROM/OCRAM)

• #define SC\_PM\_SYS\_IF\_DDR 3U

DDR memory.

# Defines for sc\_pm\_wake\_src\_t

• #define SC\_PM\_WAKE\_SRC\_NONE 0U

No wake source, used for self-kill.

· #define SC PM WAKE SRC SCU 1U

Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)

#define SC\_PM\_WAKE\_SRC\_IRQSTEER 2U

Wakeup from IRQSTEER to resume CPU (GIC powered down)

#define SC\_PM\_WAKE\_SRC\_IRQSTEER\_GIC 3U

Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)

#define SC\_PM\_WAKE\_SRC\_GIC 4U

Wakeup from GIC to wake CPU.

#### **Power Functions**

sc\_err\_t sc\_pm\_set\_sys\_power\_mode (sc\_ipc\_t ipc, sc\_pm\_power\_mode\_t mode)

This function sets the system power mode.

• sc err t sc pm set partition power mode (sc ipc t ipc, sc rm pt t pt, sc pm power mode t mode)

This function sets the power mode of a partition.

sc\_err\_t sc\_pm\_get\_sys\_power\_mode (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t \*mode)

This function gets the power mode of a partition.

sc\_err\_t sc\_pm\_partition\_wake (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function sends a wake interrupt to a partition.

• sc\_err\_t sc\_pm\_set\_resource\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)

This function sets the power mode of a resource.

 sc\_err\_t sc\_pm\_set\_resource\_power\_mode\_all (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode, sc\_rsrc\_t exclude)

This function sets the power mode for all the resources owned by a child partition.

sc\_err\_t sc\_pm\_get\_resource\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t \*mode)

This function gets the power mode of a resource.

• sc err t sc pm reg low power mode (sc ipc t ipc, sc rsrc t resource, sc pm power mode t mode)

This function specifies the low power mode some of the resources can enter based on their state.

 sc\_err\_t sc\_pm\_req\_cpu\_low\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode, sc\_pm\_wake\_src\_t wake\_src)

This function requests low-power mode entry for CPU/cluster resources.

sc\_err\_t sc\_pm\_set\_cpu\_resume\_addr (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_faddr\_t address)

This function is used to set the resume address of a CPU.

sc\_err\_t sc\_pm\_set\_cpu\_resume (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t isPrimary, sc\_faddr\_t address)

This function is used to set parameters for CPU resume from low-power mode.

sc\_err\_t sc\_pm\_req\_sys\_if\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_sys\_if\_t sys\_if, sc\_pm\_power\_mode\_t hpm, sc\_pm\_power\_mode\_t lpm)

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

## **Clock/PLL Functions**

- sc\_err\_t sc\_pm\_set\_clock\_rate (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clock\_rate\_t \*rate)

  This function sets the rate of a resource's clock/PLL.
- sc\_err\_t sc\_pm\_get\_clock\_rate (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clock\_rate\_t \*rate)

  This function gets the rate of a resource's clock/PLL.
- sc\_err\_t sc\_pm\_clock\_enable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_bool\_t enable, sc\_bool\_t autog)

This function enables/disables a resource's clock.

- sc\_err\_t sc\_pm\_set\_clock\_parent (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clk\_parent\_t parent)

  This function sets the parent of a resource's clock.
- sc\_err\_t sc\_pm\_get\_clock\_parent (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clk\_parent\_t \*parent)

This function gets the parent of a resource's clock.

#### **Reset Functions**

sc\_err\_t sc\_pm\_reset (sc\_ipc\_t ipc, sc\_pm\_reset\_type\_t type)

This function is used to reset the system.

sc\_err\_t sc\_pm\_reset\_reason (sc\_ipc\_t ipc, sc\_pm\_reset\_reason\_t \*reason)

This function gets a caller's reset reason.

sc\_err\_t sc\_pm\_get\_reset\_part (sc\_ipc\_t ipc, sc\_rm\_pt\_t \*pt)

This function gets the partition that caused a reset.

• sc\_err\_t sc\_pm\_boot (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rsrc\_t resource\_cpu, sc\_faddr\_t boot\_addr, sc\_rsrc\_t resource\_mu, sc\_rsrc\_t resource\_dev)

This function is used to boot a partition.

sc\_err\_t sc\_pm\_set\_boot\_parm (sc\_ipc\_t ipc, sc\_rsrc\_t resource\_cpu, sc\_faddr\_t boot\_addr, sc\_rsrc\_t resource\_mu, sc\_rsrc\_t resource\_dev)

This function is used to change the boot parameters for a partition.

void sc\_pm\_reboot (sc\_ipc\_t ipc, sc\_pm\_reset\_type\_t type)

This function is used to reboot the caller's partition.

• sc err t sc pm reboot partition (sc ipc t ipc, sc rm pt t pt, sc pm reset type t type)

This function is used to reboot a partition.

sc\_err\_t sc\_pm\_reboot\_continue (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function is used to continue the reboot a partition.

sc\_err\_t sc\_pm\_cpu\_start (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t enable, sc\_faddr\_t address)

This function is used to start/stop a CPU.

• void sc\_pm\_cpu\_reset (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_faddr\_t address)

This function is used to reset a CPU.

• sc\_err\_t sc\_pm\_resource\_reset (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function is used to reset a peripheral.

sc\_bool\_t sc\_pm\_is\_partition\_started (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function returns a bool indicating if a partition was started.

# 9.4.1 Detailed Description

Module for the Power Management (PM) service.

The following SCFW PM code is an example of how to configure the power and clocking of a UART. All resources MUST be powered on before accessing.

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an sc\_ipc\_open() and sc\_ipc\_close() function to manage this. The sc\_ipc\_open() takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Refer to the SoC-specific RESOURCES for a list of resources. Refer to the SoC-specific CLOCKS for a list of clocks.

```
1 sc_pm_clock_rate_t rate = SC_160MHZ;
2
3 /* Powerup UART 0 */
4 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
5
6 /* Configure UART 0 baud clock */
7 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
8
9 /* Enable UART 0 clock */
10 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

First, a variable is declared to hold the rate to request and return for the UART peripheral clock. Note this is the baud clock going into the UART which is then further divided within the UART itself.

```
0 sc_pm_clock_rate_t rate = SC_160MHZ;
```

Then change the power state of the UART to the ON state.

```
1 /* Powerup UART 0 */
3 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
```

Then configure the UART peripheral clock. Note that due to hardware limitation, the exact rate may not be what is requested. The rate is guarenteed to not be greater than the requested rate. The actual rate is returned in the varaible. The actual rate should be used when configuring the UART IP. Note that 160MHz is used as that can be divided by the UART to hit all the common UART rates within required error. Other frequencies may have issues and the caller needs to calculate the baud clock error rate. See the UART section of the SoC RM.

```
4 /* Configure UART 0 baud clock */
6 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
```

### Then enable the clock.

```
7 /* Enable UART 0 clock */
9 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

At this point, the UART IP can be configured and used.

### 9.4.2 Typedef Documentation

```
9.4.2.1 sc_pm_power_mode_t
```

```
typedef uint8_t sc_pm_power_mode_t
```

This type is used to declare a power mode.

Note resources only use SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON. The other modes are used only as system power modes.

## 9.4.3 Function Documentation

### 9.4.3.1 sc\_pm\_set\_sys\_power\_mode()

This function sets the system power mode.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

#### **Parameters**

in	ipc	IPC handle
in	mode	power mode to apply

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_ERR\_PARM if invalid mode,
- · SC ERR NOACCESS if caller does not have SC R SYSTEM access

## See also

```
sc_pm_set_sys_power_mode().
```

# 9.4.3.2 sc\_pm\_set\_partition\_power\_mode()

This function sets the power mode of a partition.

#### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition
in	mode	power mode to apply

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid partition or mode != SC\_PM\_PW\_MODE\_OFF,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of pt

This function can only be used to turn off a partition by calling with mode equal to SC\_PM\_PW\_MODE\_OFF. After turning off, the partition can be booted with sc\_pm\_reboot\_partition() or sc\_pm\_boot(). It cannot be used to turn off the calling partition as the MU could not return the an error response.

For dynamic power management of a partition, use sc\_pm\_req\_low\_power\_mode(), sc\_pm\_req\_cpu\_low\_power\_mode(), and sc\_pm\_req\_sys\_if\_power\_mode() with a WFI for controlled power state transitions.

## 9.4.3.3 sc\_pm\_get\_sys\_power\_mode()

This function gets the power mode of a partition.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition
out	mode	pointer to return power mode

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

SC\_ERR\_PARM if invalid partition

# 9.4.3.4 sc\_pm\_partition\_wake()

This function sends a wake interrupt to a partition.

## **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to wake

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

An SC\_IRQ\_SW\_WAKE interrupt is sent to all MUs owned by the partition that have this interrupt enabled. The CPU using an MU will exit a low-power state to service the MU interrupt.

Return errors:

• SC\_ERR\_PARM if invalid partition

# 9.4.3.5 sc\_pm\_set\_resource\_power\_mode()

This function sets the power mode of a resource.

### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
in	mode	power mode to apply

# Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid resource or mode,
- · SC ERR PARM if resource is the MU used to make the call,
- · SC ERR NOACCESS if caller's partition is not the resource owner or parent of the owner

Resources must be at SC\_PM\_PW\_MODE\_LP mode or higher to access them, otherwise the master will get a bus error or hang.

Note some resources are still not accessible even when powered up if bus transactions go through a fabric not powered up. Examples of this are resources in display and capture subsystems which require the display controller or the imaging subsystem to be powered up first.

Note that resources are grouped into power domains by the underlying hardware. If any resource in the domain is on, the entire power domain will be on. Other power domains required to access the resource will also be turned on. Bus clocks required to access the peripheral will be turned on. Refer to the SoC RM for more info on power domains and access infrastructure (bus fabrics, clock domains, etc.).

When the resource transitions to the SC\_PM\_PW\_MODE\_OFF, all of the settings, including clock rate, will be lost; immaterial of the state of other resources in the same power domain.

9.4.3.6 sc pm\_set\_resource\_power\_mode\_all()

This function sets the power mode for all the resources owned by a child partition.

### Parameters

in	ipc	IPC handle
in	pt	handle of child partition
in	mode	power mode to apply
in	exclude	resource to exclude

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_ERR\_PARM if invalid partition or mode,
- SC ERR NOACCESS if caller's partition is not the parent (with grant) of pt

This functions loops through all the resources owned by *pt* and sets the power mode to *mode*. It will skip setting *exclude* (SC\_R\_LAST to skip none).

This function can only be called by the parent. It is used to implement some aspects of virtualization.

### 9.4.3.7 sc\_pm\_get\_resource\_power\_mode()

This function gets the power mode of a resource.

#### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
out	mode	pointer to return power mode

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Note only SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON are valid. The value returned does not reflect the power mode of the partition.

#### 9.4.3.8 sc\_pm\_req\_low\_power\_mode()

This function specifies the low power mode some of the resources can enter based on their state.

This API is only valid for the following resources: SC\_R\_A53, SC\_R\_A53\_0, SC\_R\_A53\_1, SC\_R\_A53\_2, SC\_R ← \_A53\_3, SC\_R\_A72, SC\_R\_A72\_0, SC\_R\_A72\_1, SC\_R\_CC1, SC\_R\_A35, SC\_R\_A35\_0, SC\_R\_A35\_1, SC\_R\_← A35\_2, SC\_R\_A35\_3. For all other resources it will return SC\_ERR\_PARAM. This function will set the low power mode the cores, cluster and cluster associated resources will enter when all the cores in a given cluster execute WFI.

### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
in	mode	power mode to apply

# Returns

Returns an error code (SC\_ERR\_NONE = success).

### 9.4.3.9 sc\_pm\_req\_cpu\_low\_power\_mode()

This function requests low-power mode entry for CPU/cluster resources.

This API is only valid for the following resources: SC\_R\_A53, SC\_R\_A53\_x, SC\_R\_A72, SC\_R\_A72\_x, SC\_R\_A35, SC\_R\_A35\_x, SC\_R\_CCI. For all other resources it will return SC\_ERR\_PARAM. For individual core resources, the specified power mode and wake source will be applied after the core has entered WFI. For cluster resources, the specified power mode is applied after all cores in the cluster have entered low-power mode. For multicluster resources, the specified power mode is applied after all clusters have reached low-power mode.

#### **Parameters**

in	ipc	IPC handle	
in	resource	ID of the resource	
in	mode	power mode to apply	
in	wake_src	wake source for low-power exit	

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

### 9.4.3.10 sc\_pm\_set\_cpu\_resume\_addr()

This function is used to set the resume address of a CPU.

#### **Parameters**

in	ipc	IPC handle
in	resource	ID of the CPU resource
in	address	64-bit resume address

# Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_ERR\_PARM if invalid resource or address,
- · SC ERR NOACCESS if caller's partition is not the parent of the resource (CPU) owner

Note the address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

### 9.4.3.11 sc\_pm\_set\_cpu\_resume()

This function is used to set parameters for CPU resume from low-power mode.

#### **Parameters**

in	ipc	IPC handle	
in	resource ID of the CPU resource		
in	isPrimary	set SC_TRUE if primary wake CPU	
in	address	64-bit resume address	

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC ERR PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

Note the address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

# 9.4.3.12 sc\_pm\_req\_sys\_if\_power\_mode()

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

This API is only valid for the following resources: SC\_R\_A53, SC\_R\_A72, and SC\_R\_M4\_x\_PID\_y. For all other resources, it will return SC\_ERR\_PARAM. The requested power mode will be captured and applied to system-level resources as system conditions allow.

#### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
in	sys_if	system-level interface to be configured
in	hpm	high-power mode for the system interface
in	lpm	low-power mode for the system interface

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

## 9.4.3.13 sc\_pm\_set\_clock\_rate()

This function sets the rate of a resource's clock/PLL.

# Parameters

in	ipc	IPC handle
in	resource	ID of the resource
in	clk	clock/PLL to affect
in,out	rate	pointer to rate

Note the actual rate is returned in rate.

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource,
- SC\_ERR\_LOCKED if rate locked (usually because shared clock/PLL)

Refer to the Clock List for valid clock/PLL values.

## 9.4.3.14 sc\_pm\_get\_clock\_rate()

This function gets the rate of a resource's clock/PLL.

#### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
in	clk	clock/PLL to affect
out	rate	pointer to return rate

## Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource

This function returns the actual clock rate of the hardware. This rate may be different from the original requested clock rate if the resource is set to a low power mode.

Refer to the Clock List for valid clock/PLL values.

# 9.4.3.15 sc\_pm\_clock\_enable()

This function enables/disables a resource's clock.

### **Parameters**

in	ipc	IPC handle	
in	resource	ID of the resource	
in	clk	clock to affect	
in	enable	enable if SC_TRUE; otherwise disabled	Reserved
in	autog	HW auto clock gating	

If resource is SC\_R\_ALL then all resources owned will be affected. No error will be returned.

If clk is SC\_PM\_CLK\_ALL, then an error will be returned if any of the available clocks returns an error.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC ERR PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- · SC ERR UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

```
9.4.3.16 sc_pm_set_clock_parent()
```

This function sets the parent of a resource's clock.

This function should only be called when the clock is disabled.

### **Parameters**

in	ipc	IPC handle
in	resource	ID of the resource
in	clk	clock to affect
in	parent	New parent of the clock

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC ERR PARM if invalid resource or clock,
- · SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- SC ERR UNAVAILABLE if clock not applicable to this resource
- SC\_ERR\_BUSY if clock is currently enabled.
- · SC\_ERR\_NOPOWER if resource not powered

Refer to the Clock List for valid clock values.

# 9.4.3.17 sc\_pm\_get\_clock\_parent()

This function gets the parent of a resource's clock.

#### **Parameters**

in	ipc	IPC handle	
in	resource	ID of the resource	
in	clk	clock to affect	
out	parent	pointer to return parent of clock	

## Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

# 9.4.3.18 sc\_pm\_reset()

This function is used to reset the system.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

### **Parameters**

in	ipc	IPC handle
in	type	reset type

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid type,
- SC\_ERR\_NOACCESS if caller cannot access SC\_R\_SYSTEM

If this function returns, then the reset did not occur due to an invalid parameter.

## 9.4.3.19 sc\_pm\_reset\_reason()

This function gets a caller's reset reason.

#### **Parameters**

in	ipc	IPC handle
out	reason	pointer to return the reset reason

This function returns the reason a partition was reset. If the reason is POR, then the system reset reason will be returned.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason will be lost.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

## 9.4.3.20 sc\_pm\_get\_reset\_part()

This function gets the partition that caused a reset.

# **Parameters**

in	ipc	IPC handle	
out	pt	pointer to return the resetting partition	
	ı .	. NYD_AII	Rights Reserved
- Air riights neserved			

If the reset reason obtained via sc\_pm\_reset\_reason() is POR then the result from this function will be 0. Some SECO causes of reset will also return 0.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the partition info will be lost.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.4.3.21 sc\_pm\_boot()

This function is used to boot a partition.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to boot
in	resource_cpu	ID of the CPU resource to start
in	boot_addr	64-bit boot address
in	resource_mu	ID of the MU that must be powered
in	resource_dev	ID of the boot device that must be powered

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid partition, resource, or addr,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the partition to boot

This must be used to boot a partition. Only a partition booted this way can be rebooted using the watchdog, sc\_pm\_boot() or sc\_pm\_reboot\_partition().

Note the address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

## 9.4.3.22 sc\_pm\_set\_boot\_parm()

This function is used to change the boot parameters for a partition.

#### **Parameters**

in	ipc	IPC handle
in	resource_cpu	ID of the CPU resource to start
in	boot_addr	64-bit boot address
in	resource_mu	ID of the MU that must be powered (0=none)
in	resource_dev	ID of the boot device that must be powered (0=none)

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

· SC\_ERR\_PARM if invalid resource, or addr

This function can be used to change the boot parameters for a partition. This can be useful if a partitions reboots differently from the initial boot done via sc\_pm\_boot() or via ROM.

Note the address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

# 9.4.3.23 sc\_pm\_reboot()

This function is used to reboot the caller's partition.

### **Parameters**

in	ipc	IPC handle
in	type	reset type

If type is SC PM RESET TYPE COLD, then most peripherals owned by the calling partition will be reset if possible.

SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If type is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then does nothing.

If this function returns, then the reset did not occur due to an invalid parameter.

9.4.3.24 sc\_pm\_reboot\_partition()

This function is used to reboot a partition.

#### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to reboot
in	type	reset type

If *type* is SC\_PM\_RESET\_TYPE\_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then returns SC\_ERR\_PARM as these are not supported.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition or type
- SC\_ERR\_NOACCESS if caller's partition is not the parent of pt and the caller does not have access to SC\_R\_← SYSTEM

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If board\_reboot\_part() returns a non-0 mask, then the reboot will be delayed until all partitions indicated in the mask have called sc pm reboot continue() to continue the boot.

9.4.3.25 sc\_pm\_reboot\_continue()

This function is used to continue the reboot a partition.

#### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to continue

### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

· SC\_ERR\_PARM if invalid partition

#### 9.4.3.26 sc pm cpu start()

This function is used to start/stop a CPU.

# Parameters

in	ipc	IPC handle
in	resource	ID of the CPU resource
in	enable	start if SC_TRUE; otherwise stop
in	address	64-bit boot address

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

This function is usually used to start a secondary CPU in the same partition as the caller. It is not used to start the first CPU in a dedicated partition. That would be started by calling sc\_pm\_boot().

A CPU started with sc\_pm\_cpu\_start() will not restart as a result of a watchdog event or calling sc\_pm\_reboot() or sc\_pm\_reboot\_partition(). Those will reboot that partition which will start the CPU started with sc\_pm\_boot().

Note the address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

### 9.4.3.27 sc\_pm\_cpu\_reset()

This function is used to reset a CPU.

### **Parameters**

in	ipc	IPC handle
in	resource	ID of the CPU resource
in	address	64-bit boot address

This function does not return anything as the calling core may have been reset. It can still fail if the resource or address is invalid. It can also fail if the caller's partition is not the owner of the CPU, not the parent of the CPU resource owner, or has access to SC\_R\_SYSTEM. Will also fail if the resource is not powered on. No indication of failure is returned.

Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. The SW running on the core has to understand and deal with this.

The address is limited by the hardware implementation. See the CPU Start Address section in the Porting Guide.

### 9.4.3.28 sc\_pm\_resource\_reset()

This function is used to reset a peripheral.

#### **Parameters**

in	ipc	IPC handle
in	resource	resource to reset

This function will reset a resource. Most resources cannot be reset unless the SoC design specifically allows it. In the case on MUs, the IPC/RPC protocol is also reset. Note a caller cannot reset an MU that this API call is sent on.

## Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_ERR\_PARM if invalid resource,
- SC ERR PARM if resource is the MU used to make the call,

- · SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- SC\_ERR\_BUSY if the resource cannot be reset due to power state of buses,
- SC\_ERR\_UNAVAILABLE if the resource cannot be reset due to hardware limitations

## 9.4.3.29 sc\_pm\_is\_partition\_started()

This function returns a bool indicating if a partition was started.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to check

### Returns

Returns a bool (SC\_TRUE = started).

Note this indicates if a partition was started. It does not indicate if a partition is currently running or in a low power state.

# 9.5 SECO: Security Service

Module for the Security (SECO) service.

## **Typedefs**

• typedef uint8\_t sc\_seco\_auth\_cmd\_t

This type is used to issue SECO authenticate commands.

• typedef uint32\_t sc\_seco\_rng\_stat\_t

This type is used to return the RNG initialization status.

## Defines for sc\_seco\_auth\_cmd\_t

#define SC\_SECO\_AUTH\_CONTAINER 0U

Authenticate container.

#define SC\_SECO\_VERIFY\_IMAGE 1U

Verify image.

#define SC\_SECO\_REL\_CONTAINER 2U

Release container.

#define SC\_SECO\_AUTH\_SECO\_FW 3U

SECO Firmware.

#define SC\_SECO\_AUTH\_HDMI\_TX\_FW 4U

HDMI TX Firmware.

#define SC\_SECO\_AUTH\_HDMI\_RX\_FW 5U

HDMI RX Firmware.

#define SC\_SECO\_EVERIFY\_IMAGE 6U

Enhanced verify image.

## Defines for seco\_rng\_stat\_t

- #define SC\_SECO\_RNG\_STAT\_UNAVAILABLE 0U
  - Unable to initialize the RNG.
- #define SC\_SECO\_RNG\_STAT\_INPROGRESS 1U

Initialization is on-going.

• #define SC\_SECO\_RNG\_STAT\_READY 2U

Initialized.

## **Image Functions**

- sc\_err\_t sc\_seco\_image\_load (sc\_ipc\_t ipc, sc\_faddr\_t addr\_src, sc\_faddr\_t addr\_dst, uint32\_t len, sc\_bool\_t fw)

  This function loads a SECO image.
- sc\_err\_t sc\_seco\_authenticate (sc\_ipc\_t ipc, sc\_seco\_auth\_cmd\_t cmd, sc\_faddr\_t addr)

This function is used to authenticate a SECO image or command.

sc\_err\_t sc\_seco\_enh\_authenticate (sc\_ipc\_t ipc, sc\_seco\_auth\_cmd\_t cmd, sc\_faddr\_t addr, uint32\_t mask1, uint32\_t mask2)

This function is used to authenticate a SECO image or command.

# **Lifecycle Functions**

• sc err t sc seco forward lifecycle (sc ipc t ipc, uint32 t change)

This function updates the lifecycle of the device.

sc\_err\_t sc\_seco\_return\_lifecycle (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function updates the lifecycle to one of the return lifecycles.

sc\_err\_t sc\_seco\_commit (sc\_ipc\_t ipc, uint32\_t \*info)

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

### **Attestation Functions**

sc\_err\_t sc\_seco\_attest\_mode (sc\_ipc\_t ipc, uint32\_t mode)

This function is used to set the attestation mode.

sc\_err\_t sc\_seco\_attest (sc\_ipc\_t ipc, uint64\_t nonce)

This function is used to request attestation.

sc\_err\_t sc\_seco\_get\_attest\_pkey (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to retrieve the attestation public key.

sc\_err\_t sc\_seco\_get\_attest\_sign (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to retrieve attestation signature and parameters.

sc\_err\_t sc\_seco\_attest\_verify (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to verify attestation.

## **Key Functions**

sc\_err\_t sc\_seco\_gen\_key\_blob (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t load\_addr, sc\_faddr\_t export\_addr, uint16\_t max\_size)

This function is used to generate a SECO key blob.

sc\_err\_t sc\_seco\_load\_key (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t addr)

This function is used to load a SECO key.

## **Manufacturing Protection Functions**

sc\_err\_t sc\_seco\_get\_mp\_key (sc\_ipc\_t ipc, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)

This function is used to get the manufacturing protection public key.

• sc\_err\_t sc\_seco\_update\_mpmr (sc\_ipc\_t ipc, sc\_faddr\_t addr, uint8\_t size, uint8\_t lock)

This function is used to update the manufacturing protection message register.

 sc\_err\_t sc\_seco\_get\_mp\_sign (sc\_ipc\_t ipc, sc\_faddr\_t msg\_addr, uint16\_t msg\_size, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)

This function is used to get the manufacturing protection signature.

## **Debug Functions**

void sc\_seco\_build\_info (sc\_ipc\_t ipc, uint32\_t \*version, uint32\_t \*commit)

This function is used to return the SECO FW build info.

- sc\_err\_t sc\_seco\_chip\_info (sc\_ipc\_t ipc, uint16\_t \*lc, uint16\_t \*monotonic, uint32\_t \*uid\_l, uint32\_t \*uid\_h)

  This function is used to return SECO chip info.
- sc\_err\_t sc\_seco\_enable\_debug (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function securely enables debug.

• sc\_err\_t sc\_seco\_get\_event (sc\_ipc\_t ipc, uint8\_t idx, uint32\_t \*event)

This function is used to return an event from the SECO error log.

#### Miscellaneous Functions

sc\_err\_t sc\_seco\_fuse\_write (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function securely writes a group of fuse words.

sc\_err\_t sc\_seco\_patch (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function applies a patch.

sc\_err\_t sc\_seco\_set\_mono\_counter\_partition (sc\_ipc\_t ipc, uint16\_t \*she)

This function partitions the monotonic counter.

• sc\_err\_t sc\_seco\_set\_fips\_mode (sc\_ipc\_t ipc, uint8\_t mode, uint32\_t \*reason)

This function configures the SECO in FIPS mode.

sc\_err\_t sc\_seco\_start\_rng (sc\_ipc\_t ipc, sc\_seco\_rng\_stat\_t \*status)

This function starts the random number generator.

sc\_err\_t sc\_seco\_sab\_msg (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function sends a generic signed message to the SECO SHE/HSM components.

sc\_err\_t sc\_seco\_secvio\_enable (sc\_ipc\_t ipc)

This function is used to enable security violation and tamper interrupts.

sc\_err\_t sc\_seco\_secvio\_config (sc\_ipc\_t ipc, uint8\_t id, uint8\_t access, uint32\_t \*data0, uint32\_t \*data1, uint32\_t \*data2, uint32\_t \*data3, uint32\_t \*data4, uint8\_t size)

This function is used to read/write SNVS security violation and tamper registers.

sc\_err\_t sc\_seco\_secvio\_dgo\_config (sc\_ipc\_t ipc, uint8\_t id, uint8\_t access, uint32\_t \*data)

This function is used to read/write SNVS security violation and tamper DGO registers.

## 9.5.1 Detailed Description

Module for the Security (SECO) service.

SECO functions in the SCFW API communicate via a messaging protocol to the Security Controller (SECO). This messaging protocol is documented in the SECO API Reference Guide. There is also a Security Reference Manual (SRM) that documents many of the SECO features.

SECO messages contain error codes defined in the SECO API Reference Guide. These have to be mapped to SC FW error codes. sc\_seco\_get\_event() can be used to obtain SECO-specific error codes recorded in the SECO event log.

### **SCFW Error Mapping to SECO Errors**

SC ERR NOACCESS

- AHAB\_INVALID\_LIFECYCLE
- AHAB\_PERMISSION\_DENIED\_IND
- SC\_ERR\_IPC
  - AHAB INVALID MESSAGE IND
  - AHAB\_CRC\_ERROR
  - AHAB\_INVALID\_OPERATION\_IND
- SC\_ERR\_VERSION
  - AHAB BAD VERSION IND
- SC\_ERR\_PARM
  - AHAB BAD HASH IND
  - AHAB BAD VALUE IND
  - AHAB\_BAD\_FUSE\_ID\_IND
  - AHAB\_BAD\_CONTAINER\_IND
  - AHAB\_BAD\_KEY\_HASH\_IND
  - AHAB\_NO\_VALID\_CONTAINER\_IND
  - AHAB\_MUST\_SIGNED\_IND
  - AHAB\_NO\_BID\_MATCHING\_IND
  - AHAB\_UNKNOWN\_BID\_IND
  - AHAB UNALIGNED PAYLOAD IND
  - AHAB\_WRONG\_SIZE\_IND
  - AHAB\_OTP\_INVALID\_IDX\_IND
  - AHAB\_ADM\_WRONG\_LC\_IND
  - AHAB\_OTP\_DED\_IND
  - AHAB\_BAD\_PAYLOAD\_IND
  - AHAB WRONG ADDRESS IND
  - AHAB\_DMA\_FAILURE\_IND
  - AHAB\_BAD\_UID\_IND
  - AHAB\_INCONSISTENT\_PAR\_IND
  - AHAB\_BAD\_MONOTONIC\_COUNTER\_IND
  - AHAB\_BAD\_SRK\_SET\_IND
  - AHAB\_BAD\_ID\_IND
- · SC\_ERR\_LOCKED
  - AHAB\_OTP\_LOCKED\_IND
  - AHAB\_LOCKED\_REG\_IND
- SC\_ERR\_UNAVAILABLE
  - AHAB\_BID\_COLLISION\_IND
  - AHAB\_OOM\_FOR\_BLOB\_IND
  - AHAB\_OOM\_FOR\_BLOB\_EXPORT\_IND
  - AHAB\_HDCP\_DISABLED\_IND

- AHAB\_NON\_SECURE\_STATE\_IND
- AHAB\_DISABLED\_FEATURE\_IND
- · SC ERR BUSY
  - AHAB\_ADM\_NOT\_READY\_IND
  - AHAB TIME OUT IND
- SC\_ERR\_FAIL
  - AHAB\_BAD\_BLOB\_IND
  - AHAB ENCRYPTION FAILURE IND
  - AHAB DECRYPTION FAILURE IND
  - AHAB BAD CERTIFICATE IND
  - AHAB\_OTP\_PROGFAIL\_IND
  - AHAB\_KMEK\_GENERATION\_FAIL\_IND
  - AHAB\_BAD\_SIGNATURE\_IND
  - AHAB\_INVALID\_KEY\_IND
  - AHAB\_MUST\_ATTEST\_IND
  - AHAB\_RNG\_NOT\_STARTED\_IND
  - AHAB\_SECO\_FATAL\_FAILURE\_IND
  - AHAB\_RNG\_INST\_FAILURE\_IND
  - AHAB\_NO\_AUTHENTICATION\_IND
  - AHAB\_AUTH\_SKIPPED\_OR\_FAILED\_IND
- If no mapping exists, SC\_ERR\_FAIL will be returned

## 9.5.2 Function Documentation

## 9.5.2.1 sc\_seco\_image\_load()

This function loads a SECO image.

## **Parameters**

in	ipc	IPC handle
in	addr_src	address of image source
in	addr_dst	address of image destination
in	len	length of image to load
in	fw	SC TRUE - firmware load

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- · SC ERR UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This is used to load images via the SECO. Examples include SECO Firmware and IVT/CSF data used for authentication. These are usually loaded into SECO TCM. *addr\_src* is in secure memory.

See the SECO API Reference Guide for more info.

### 9.5.2.2 sc\_seco\_authenticate()

This function is used to authenticate a SECO image or command.

#### **Parameters**

in	ipc	IPC handle
in	cmd	authenticate command
in	addr	address of/or metadata

### Returns

Returns an error code (SC\_ERR\_NONE = success).

- · SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC ERR BUSY if SECO is busy with another authentication request,
- SC\_ERR\_FAIL if SECO response is bad,
- SC ERR IPC if SECO response has bad header tag or size,

- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This is used to authenticate a SECO image or issue a security command. *addr* often points to an container. It is also just data (or even unused) for some commands.

Implementation of this command depends on the underlying security architecture of the device. For example, on devices with SECO FW, the following options apply:

- cmd=SC\_SECO\_AUTH\_CONTAINER, addr=container address (sends AHAB\_AUTH\_CONTAINER\_REQ to S← ECO)
- cmd=SC\_SECO\_VERIFY\_IMAGE, addr=image mask (sends AHAB\_VERIFY\_IMAGE\_REQ to SECO)
- cmd=SC\_SECO\_REL\_CONTAINER, addr unused (sends AHAB\_RELEASE\_CONTAINER\_REQ to SECO)
- cmd=SC\_SECO\_AUTH\_HDMI\_TX\_FW, addr unused (sends AHAB\_ENABLE\_HDMI\_X\_REQ with Subsystem=0 to SECO)
- cmd=SC\_SECO\_AUTH\_HDMI\_RX\_FW, addr unused (sends AHAB\_ENABLE\_HDMI\_X\_REQ with Subsystem=1 to SECO)

See the SECO API Reference Guide for more info.

## 9.5.2.3 sc\_seco\_enh\_authenticate()

This function is used to authenticate a SECO image or command.

This is an enhanced version that has additional mask arguments.

### **Parameters**

in	ipc	IPC handle
in	cmd	authenticate command
in	addr	address of/or metadata
in	mask1	metadata
in	mask2	metadata

Return errors codes:

SC ERR PARM if word fuse index param out of range or invalid,

- · SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC ERR BUSY if SECO is busy with another authentication request,
- · SC\_ERR\_FAIL if SECO response is bad,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This supports all the commands found in sc\_seco\_authenticate(). Those commands should set both masks to 0 (except SC\_SECO\_VERIFY\_IMAGE).

New commands are as follows:

- cmd=SC\_SECO\_VERIFY\_IMAGE, addr unused, mask1=image mask, mask2 unused (sends AHAB\_VERIFY
   — IMAGE\_REQ to SECO)
- cmd=SC\_SECO\_EVERIFY\_IMAGE, addr=container address, mask1=image mask, mask2=move mask (sends AHAB\_EVERIFY\_IMAGE\_REQ to SECO)

See the SECO API Reference Guide for more info.

## 9.5.2.4 sc\_seco\_forward\_lifecycle()

This function updates the lifecycle of the device.

## **Parameters**

in	ipc	IPC handle
in	change	desired lifecycle transition

## Returns

Returns and error code (SC\_ERR\_NONE = success).

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This function is used for going from Open to NXP Closed to OEM Closed. Note *change* is NOT the new desired lifecycle. It is a lifecycle transition as documented in the *SECO API Reference Guide*.

If any SECO request fails or only succeeds because the part is in an "OEM open" lifecycle, then a request to transition from "NXP closed" to "OEM closed" will also fail. For example, booting a signed container when the OEM SRK is not fused will succeed, but as it is an abnormal situation, a subsequent request to transition the lifecycle will return an error.

### 9.5.2.5 sc\_seco\_return\_lifecycle()

This function updates the lifecycle to one of the return lifecycles.

#### **Parameters**

in	ipc	IPC handle
in	addr	address of message block

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC ERR UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC ERR VERSION if SECO response has bad version,
- · Others, see the Security Service Detailed Description section

Note addr must be a pointer to a signed message block.

To switch back to NXP states (Full Field Return), message must be signed by NXP SRK. For OEM States (Partial Field Return), must be signed by OEM SRK.

See the SECO API Reference Guide for more info.

## 9.5.2.6 sc\_seco\_commit()

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

### **Parameters**

in	ipc	IPC handle
in,out	info	pointer to information type to be committed

The return info will contain what was actually committed.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if info is invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

# 9.5.2.7 sc\_seco\_attest\_mode()

This function is used to set the attestation mode.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

### **Parameters**

in	ipc	IPC handle
in	mode	mode

## Returns

Returns an error code (SC\_ERR\_NONE = success).

- SC\_ERR\_PARM if mode is invalid,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This is used to set the SECO attestation mode. This can be prover or verifier. See the SECO API Reference Guide for more on the supported modes, mode values, and mode behavior.

### 9.5.2.8 sc\_seco\_attest()

This function is used to request attestation.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

#### **Parameters**

in	ipc	IPC handle
in	nonce	unique value

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,
- · SC ERR UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- · SC ERR VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This is used to ask SECO to perform an attestation. The result depends on the attestation mode. After this call, the signature can be requested or a verify can be requested.

See the SECO API Reference Guide for more info.

### 9.5.2.9 sc\_seco\_get\_attest\_pkey()

This function is used to retrieve the attestation public key.

Mode must be verifier. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

### **Parameters**

in	ipc	IPC handle
in	addr	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 96 bytes of space.

#### Returns

Returns an error code (SC ERR NONE = success).

Return errors codes:

- SC ERR PARM if addr bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See the SECO API Reference Guide for more info.

## 9.5.2.10 sc\_seco\_get\_attest\_sign()

This function is used to retrieve attestation signature and parameters.

Mode must be provider. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

## **Parameters**

in	ipc	IPC handle
in	addr	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 120 bytes of space.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors codes:

- SC\_ERR\_PARM if addr bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See the SECO API Reference Guide for more info.

### 9.5.2.11 sc\_seco\_attest\_verify()

This function is used to verify attestation.

Mode must be verifier. Only the owner of the SC R ATTESTATION resource may make this call.

## Parameters

in	ipc	IPC handle
in	addr	address of signature

The addr parameter must point to an address SECO can access. It must be 64-bit aligned.

### **Returns**

Returns an error code (SC\_ERR\_NONE = success).

- SC\_ERR\_PARM if addr bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC ERR FAIL if signature doesn't match,

- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See the SECO API Reference Guide for more info.

```
9.5.2.12 sc_seco_gen_key_blob()
```

This function is used to generate a SECO key blob.

### **Parameters**

in	ipc	IPC handle
in	id	key identifier
in	load_addr	load address
in	export_addr	export address
in	max_size	max export size

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- · SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- · SC ERR VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This function is used to encapsulate sensitive keys in a specific structure called a blob, which provides both confidentiality and integrity protection.

See the SECO API Reference Guide for more info.

## 9.5.2.13 sc\_seco\_load\_key()

This function is used to load a SECO key.

### **Parameters**

in	ipc	IPC handle
in	id	key identifier
in	addr	key address

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- · SC ERR PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This function is used to install private cryptographic keys encapsulated in a blob previously generated by SECO. The controller can be either the IEE or the VPU. The blob header carries the controller type and the key size, as provided by the user when generating the key blob.

See the SECO API Reference Guide for more info.

## 9.5.2.14 sc\_seco\_get\_mp\_key()

This function is used to get the manufacturing protection public key.

## **Parameters**

in	ipc	IPC handle
in	dst_addr	destination address
in	dst size	destination size

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This function is supported only in OEM-closed lifecycle. It generates the mfg public key and stores it in a specific location in the secure memory.

See the SECO API Reference Guide for more info.

### 9.5.2.15 sc\_seco\_update\_mpmr()

This function is used to update the manufacturing protection message register.

### **Parameters**

in	ipc	IPC handle
in	addr	data address
in	size	size
in	lock	lock_reg

## Returns

Returns an error code (SC ERR NONE = success).

- · SC\_ERR\_PARM if word fuse index param out of range or invalid,
- · SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC ERR VERSION if SECO response has bad version,

• Others, see the Security Service Detailed Description section

This function is supported only in OEM-closed lifecycle. It updates the content of the MPMR (Manufacturing Protection Message register of 256 bits). This register will be appended to the input-data message when generating the signature. Please refer to the CAAM block guide for details.

See the SECO API Reference Guide for more info.

## 9.5.2.16 sc\_seco\_get\_mp\_sign()

This function is used to get the manufacturing protection signature.

#### **Parameters**

in	ipc	IPC handle
in	msg_addr	message address
in	msg_size	message size
in	dst_addr	destination address
in	dst_size	destination size

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- · SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC ERR IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

This function is used to generate an ECDSA signature for an input-data message and to store it in a specific location in the secure memory. It is only supported in OEM-closed lifecycle. In order to get the ECDSA signature, the RNG must be initialized. In case it has not been started an error will be returned.

See the SECO API Reference Guide for more info.

## 9.5.2.17 sc\_seco\_build\_info()

This function is used to return the SECO FW build info.

## **Parameters**

in	ipc	IPC handle
out	version	pointer to return build number
out	commit	pointer to return commit ID (git SHA-1)

## 9.5.2.18 sc\_seco\_chip\_info()

This function is used to return SECO chip info.

# **Parameters**

in	ipc	IPC handle
out	lc	pointer to return lifecycle
out	monotonic	pointer to return monotonic counter
out	uid_l	pointer to return UID (lower 32 bits)
out	uid_h	pointer to return UID (upper 32 bits)

### Returns

Returns and error code (SC\_ERR\_NONE = success).

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

## 9.5.2.19 sc\_seco\_enable\_debug()

This function securely enables debug.

## **Parameters**

in	ipc	IPC handle
in	addr	address of message block

## Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

Note addr must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

# 9.5.2.20 sc\_seco\_get\_event()

This function is used to return an event from the SECO error log.

## **Parameters**

in		ipc	IPC handle
ou	t	idx	index of event to return
ou	t	event	pointer to return event

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC ERR IPC if SECO response has bad header tag or size,
- · SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

Read of idx 0 captures events from SECO. Loop starting with 0 until an error is returned to dump all events.

```
9.5.2.21 sc_seco_fuse_write()
```

This function securely writes a group of fuse words.

### **Parameters**

in	ipc	IPC handle
in	addr	address of message block

## Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- · SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

Note addr must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

### 9.5.2.22 sc\_seco\_patch()

This function applies a patch.

### **Parameters**

in	ipc	IPC handle	
in	addr	address of message block	

### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- · Others, see the Security Service Detailed Description section

Note *addr* must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

```
9.5.2.23 sc_seco_set_mono_counter_partition()
```

This function partitions the monotonic counter.

Only the owner of the SC R SYSTEM resource or a partition with access permissions to SC R SYSTEM can do this.

### **Parameters**

in	ipc	IPC handle
in,out	she	pointer to number of SHE bits

SECO uses an OTP monotonic counter to protect the SHE and HSM key-stores from roll-back attack. This function is used to define the number of monotonic counter bits allocated to SHE use. Two monotonic counter bits are used to store this information while the remaining bits are allocated to the HSM user. This function must be called before any SHE or HSM key stores are created in the system, otherwise the default configuration is applied. Returns the actual number of SHE bits.

If the partition has been already configured, any attempt to re-configure the SHE partition to a different value will result in a failure response.

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC ERR NOACCESS if caller does not have SC R SYSTEM access
- · SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See the SECO API Reference Guide for more info.

```
9.5.2.24 sc_seco_set_fips_mode()
```

This function configures the SECO in FIPS mode.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

### **Parameters**

in	ipc	IPC handle
in	mode	FIPS mode
out	reason	pointer to return failure reason

This function permanently configures the SECO in FIPS approved mode. When in FIPS approved mode the following services will be disabled and receive a failure response:

- · Encrypted boot is not supported
- · Attestation is not supported
- · Manufacturing protection is not supported
- DTCP load
- · SHE services are not supported
- Assign JR is not supported (all JRs owned by SECO)

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- · SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See the SECO API Reference Guide for more info.

```
9.5.2.25 sc_seco_start_rng()
```

This function starts the random number generator.

#### **Parameters**

in	ipc	IPC handle
out	status	pointer to return state of RNG

## Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

The RNG is started automatically after all CPUs are booted. This function can be used to start earlier and to check the status.

See the SECO API Reference Guide for more info.

## 9.5.2.26 sc\_seco\_sab\_msg()

This function sends a generic signed message to the SECO SHE/HSM components.

### **Parameters**

ſ	in	ipc	IPC handle
ſ	in	addr	address of message block

### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- · Others, see the Security Service Detailed Description section

Note addr must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

9.5.2.27 sc\_seco\_secvio\_enable()

This function is used to enable security violation and tamper interrupts.

These are then reported using the IRQ service via the SC\_IRQ\_SECVIO interrupt. Note it is automatically enabled at boot.

### **Parameters**

in	ipc	IPC handle
----	-----	------------

### Returns

Returns and error code (SC\_ERR\_NONE = success).

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- · SC\_ERR\_UNAVAILABLE if SECO not available,
- · SC ERR IPC if SECO response has bad header tag or size,

- · SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

The security violation interrupt is self-masking. Once it is cleared in the SNVS it must be re-enabled using this function.

### 9.5.2.28 sc\_seco\_secvio\_config()

This function is used to read/write SNVS security violation and tamper registers.

### **Parameters**

in	ipc	IPC handle	
in	id	register ID	
in	access	0=read, 1=write	
in	data0	pointer to data to read or write	
in	data1	pointer to data to read or write	
in	data2	pointer to data to read or write	
in	data3	pointer to data to read or write	
in	data4	pointer to data to read or write	
in	size	number of valid data words	

### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

Unused data words can be passed a NULL pointer.

See AHAB\_MANAGE\_SNVS\_REQ in the SECO API Reference Guide for more info.

## 9.5.2.29 sc\_seco\_secvio\_dgo\_config()

This function is used to read/write SNVS security violation and tamper DGO registers.

#### **Parameters**

in	ipc IPC handle		
in	id	regsiter ID	
in	access	0=read, 1=write	
in	data	pointer to data to read or write	

## Returns

Returns and error code (SC\_ERR\_NONE = success).

### Return errors codes:

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the Security Service Detailed Description section

See AHAB\_MANAGE\_SNVS\_DGO\_REQ in the SECO API Reference Guide for more info.

# 9.6 RM: Resource Management Service

Module for the Resource Management (RM) service.

## **Typedefs**

```
    typedef uint8_t sc_rm_pt_t
```

This type is used to declare a resource partition.

typedef uint8\_t sc\_rm\_mr\_t

This type is used to declare a memory region.

typedef uint8\_t sc\_rm\_did\_t

This type is used to declare a resource domain ID used by the isolation HW.

typedef uint16\_t sc\_rm\_sid\_t

This type is used to declare an SMMU StreamID.

typedef uint8\_t sc\_rm\_spa\_t

This type is a used to declare master transaction attributes.

typedef uint8\_t sc\_rm\_perm\_t

This type is used to declare a resource/memory region access permission.

typedef uint8\_t sc\_rm\_det\_t

This type is used to indicate memory region transactions should detour to the IEE.

typedef uint8\_t sc\_rm\_rmsg\_t

This type is used to assign an RMSG value to a memory region.

## Defines for type widths

```
    #define SC RM PARTITION W 5U
```

Width of sc\_rm\_pt\_t.

#define SC\_RM\_MEMREG\_W 6U

Width of sc\_rm\_mr\_t.

• #define SC RM DID W 4U

 ${\it Width\ of\ sc\_rm\_did\_t}.$ 

#define SC\_RM\_SID\_W 6U

Width of sc\_rm\_sid\_t.

#define SC\_RM\_SPA\_W 2U

Width of sc\_rm\_spa\_t.

#define SC\_RM\_PERM\_W 3U

Width of sc\_rm\_perm\_t.

• #define SC\_RM\_DET\_W 1U

Width of sc\_rm\_det\_t.

#define SC\_RM\_RMSG\_W 4U

Width of sc\_rm\_rmsg\_t.

# **Defines for ALL parameters**

```
• #define SC_RM_PT_ALL ((sc_rm_pt_t) UINT8_MAX)
```

All partitions.

#define SC\_RM\_MR\_ALL ((sc\_rm\_mr\_t) UINT8\_MAX)

All memory regions.

## Defines for sc\_rm\_spa\_t

• #define SC RM SPA PASSTHRU 0U

Pass through (attribute driven by master)

#define SC\_RM\_SPA\_PASSSID 1U

Pass through and output on SID.

#define SC\_RM\_SPA\_ASSERT 2U

Assert (force to be secure/privileged)

• #define SC\_RM\_SPA\_NEGATE 3U

Negate (force to be non-secure/user)

# Defines for sc\_rm\_perm\_t

• #define SC RM PERM NONE 0U

No access.

#define SC RM PERM SEC R 1U

Secure RO.

#define SC\_RM\_PERM\_SECPRIV\_RW 2U

Secure privilege R/W.

#define SC RM PERM SEC RW 3U

Secure R/W.

#define SC\_RM\_PERM\_NSPRIV\_R 4U

Secure R/W, non-secure privilege RO.

#define SC\_RM\_PERM\_NS\_R 5U

Secure R/W, non-secure RO.

• #define SC RM PERM NSPRIV RW 6U

Secure R/W, non-secure privilege R/W.

• #define SC RM PERM FULL 7U

Full access.

### **Partition Functions**

sc\_err\_t sc\_rm\_partition\_alloc (sc\_ipc\_t ipc, sc\_rm\_pt\_t \*pt, sc\_bool\_t secure, sc\_bool\_t isolated, sc\_bool\_t restricted, sc\_bool\_t grant, sc\_bool\_t coherent)

This function requests that the SC create a new resource partition.

sc\_err\_t sc\_rm\_set\_confidential (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_bool\_t retro)

This function makes a partition confidential.

• sc\_err\_t sc\_rm\_partition\_free (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function frees a partition and assigns all resources to the caller.

sc\_rm\_did\_t sc\_rm\_get\_did (sc\_ipc\_t ipc)

This function returns the DID of a partition.

sc\_err\_t sc\_rm\_partition\_static (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_did\_t did)

This function forces a partition to use a specific static DID.

sc\_err\_t sc\_rm\_partition\_lock (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function locks a partition.

sc\_err\_t sc\_rm\_get\_partition (sc\_ipc\_t ipc, sc\_rm\_pt\_t \*pt)

This function gets the partition handle of the caller.

sc\_err\_t sc\_rm\_set\_parent (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_pt\_t pt\_parent)

This function sets a new parent for a partition.

sc\_err\_t sc\_rm\_move\_all (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt\_src, sc\_rm\_pt\_t pt\_dst, sc\_bool\_t move\_rsrc, sc\_bool\_t move\_pads)

This function moves all movable resources/pads owned by a source partition to a destination partition.

## **Resource Functions**

sc\_err\_t sc\_rm\_assign\_resource (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rsrc\_t resource)

This function assigns ownership of a resource to a partition.

sc\_err\_t sc\_rm\_set\_resource\_movable (sc\_ipc\_t ipc, sc\_rsrc\_t resource\_fst, sc\_rsrc\_t resource\_lst, sc\_bool\_t movable)

This function flags resources as movable or not.

sc\_err\_t sc\_rm\_set\_subsys\_rsrc\_movable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t movable)

This function flags all of a subsystem's resources as movable or not.

• sc\_err\_t sc\_rm\_set\_master\_attributes (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_spa\_t sa, sc\_rm\_spa\_t pa, sc\_bool\_t smmu\_bypass)

This function sets attributes for a resource which is a bus master (i.e.

sc\_err\_t sc\_rm\_set\_master\_sid (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_sid\_t sid)

This function sets the StreamID for a resource which is a bus master (i.e.

sc\_err\_t sc\_rm\_set\_peripheral\_permissions (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_pt\_t pt, sc\_rm\_perm\_t perm)

This function sets access permissions for a peripheral resource.

sc\_bool\_t sc\_rm\_is\_resource\_owned (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function gets ownership status of a resource.

sc\_err\_t sc\_rm\_get\_resource\_owner (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_pt\_t \*pt)

This function is used to get the owner of a resource.

sc\_bool\_t sc\_rm\_is\_resource\_master (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function is used to test if a resource is a bus master.

sc\_bool\_t sc\_rm\_is\_resource\_peripheral (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function is used to test if a resource is a peripheral.

sc\_err\_t sc\_rm\_get\_resource\_info (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_sid\_t \*sid)

This function is used to obtain info about a resource.

## **Memory Region Functions**

• sc\_err\_t sc\_rm\_memreg\_alloc (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

This function requests that the SC create a new memory region.

sc\_err\_t sc\_rm\_memreg\_split (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_mr\_t \*mr\_ret, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

This function requests that the SC split an existing memory region.

sc\_err\_t sc\_rm\_memreg\_frag (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr\_ret, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

This function requests that the SC fragment a memory region.

sc\_err\_t sc\_rm\_memreg\_free (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr)

This function frees a memory region.

```
• sc_err_t sc_rm_find_memreg (sc_ipc_t ipc, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)

Internal SC function to find a memory region.
```

sc err t sc rm assign memreg (sc ipc t ipc, sc rm pt t pt, sc rm mr t mr)

This function assigns ownership of a memory region.

- sc\_err\_t sc\_rm\_set\_memreg\_permissions (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_pt\_t pt, sc\_rm\_perm\_t perm)
   This function sets access permissions for a memory region.
- sc\_err\_t sc\_rm\_set\_memreg\_iee (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_det\_t det, sc\_rm\_rmsg\_t rmsg)
   This function configures the IEE parameters for a memory region.
- sc\_bool\_t sc\_rm\_is\_memreg\_owned (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr)

This function gets ownership status of a memory region.

• sc\_err\_t sc\_rm\_get\_memreg\_info (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_faddr\_t \*addr\_start, sc\_faddr\_t \*addr\_end)

This function is used to obtain info about a memory region.

### **Pad Functions**

- sc\_err\_t sc\_rm\_assign\_pad (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pad\_t pad)
  - This function assigns ownership of a pad to a partition.
- sc\_err\_t sc\_rm\_set\_pad\_movable (sc\_ipc\_t ipc, sc\_pad\_t pad\_fst, sc\_pad\_t pad\_lst, sc\_bool\_t movable)
   This function flags pads as movable or not.
- sc\_bool\_t sc\_rm\_is\_pad\_owned (sc\_ipc\_t ipc, sc\_pad\_t pad)

This function gets ownership status of a pad.

## **Debug Functions**

void sc\_rm\_dump (sc\_ipc\_t ipc)

This function dumps the RM state for debug.

## 9.6.1 Detailed Description

Module for the Resource Management (RM) service.

The following SCFW resource manager (RM) code is an example of how to create a partition for an M4 core and its resources. This could be run from another core, an SCD, or be embedded into board.c.

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an sc\_ipc\_open() and sc\_ipc\_close() function to manage this. The sc\_ipc\_open() takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Note all this configuration can be done with the M4 subsystem powered off. It will be loaded when the M4 is powered on.

```
1 sc_rm_pt_t pt_m4_0;
2 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;
3
4 //sc_rm_dump(ipc);
5
6 /* Mark all resources as not movable */
```

```
7 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
8 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);
10 /* Allocate M4_0 partition */
11 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
      SC FALSE);
14 /* Mark all M4_0 subsystem resources as movable */
15 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
16 sc_rm_set_pad_movable(ipc,SC_P_ADC_IN3,SC_P_ADC_IN2, SC_TRUE);
18 /\star Keep some resources in the parent partition \star/
19 sc_rm_set_resource_movable(ipc, SC_R_M4_0_PID1, SC_R_M4_0_PID4,
21 sc_rm_set_resource_movable(ipc, SC_R_M4_0_MU_0A0, SC_R_M4_0_MU_0A3,
      SC_FALSE);
23
24 /* Move some resource not in the M4_0 subsystem */
25 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,
      SC TRUE);
27 sc rm set resource movable (ipc, SC R M4 1 MU 0A0, SC R M4 1 MU 0A0,
28
      SC TRUE);
30 /* Move everything flagged as movable */
31 sc_rm_move_all(ipc, pt, pt_m4_0, SC_TRUE, SC_TRUE);
33 /* Allow all to access the SEMA42 */
34 sc_rm_set_peripheral_permissions(ipc, pt_m4_0, SC_R_M4_0_SEMA42,
      SC_RM_PT_ALL, SC_RM_PERM_FULL);
3.5
36
37 /* Move M4 0 TCM */
38 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
39 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
40
41 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
42 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
43 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFFF);
45 /* Reserve DDR for M4 0 */
46 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFFF);
47 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
48
49 //sc_rm_dump(ipc);
```

First, variables are declared to hold return partition and memory region handles.

```
0 sc_rm_pt_t pt_m4_0;
1 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;
```

Optionally, call sc\_rm\_dump() to dump the state of the RM to the SCFW debug UART.

```
2 //sc_rm_dump(ipc);
```

Mark resources and pins as movable or not movable to the new partition. By default, all resources are marked as movable. Marking all as movable or not movable first depends on how many resources are to be moved and which is the most efficient. Marking does not move the resource yet. Note, that it is also possible to assign resources individually using sc rm assign resource().

```
4 /* Mark all resources as not movable */
6 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
7 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);
```

The sc\_rm\_partition\_alloc() function call requests that the SC create a new partition to contain the M4 system. This function does not access the hardware at all. It allocates a new partition and returns a partition handle (pt\_m4\_0). The partition is marked non-secure as secure=SC\_FALSE. Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the TZPROT signal.

```
8 /* Allocate M4_0 partition */
10 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
11 SC FALSE);
```

Now mark some resources as movable. sc\_rm\_set\_subsys\_rsrc\_movable() can be used to mark all resources in a HW subsystem. sc\_rm\_set\_pad\_movable() is used to mark some pads (i.e. pins) as movable.

```
12 /* Mark all M4_0 subsystem resources as movable */
14 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
15 sc_rm_set_pad_movable(ipc, SC_P_ADC_IN3, SC_P_ADC_IN2, SC_TRUE);
```

Then mark some resources in the M4\_0 subsystem (all marked movable above) as not movable using sc\_rm\_set\_resource\_movable() In this case the process IDs used to access memory owned by other partitions as well as the MUs used for others to communicate with the M4 need to be left with the parent partition.

Move some resources in other subsystems. The new partition will require access to the IRQ Steer module which routes interrupts to this M4's NVIC. In this example, it also needs access to one of the M4 1 MUs.

```
22 /* Move some resource not in the M4_0 subsystem */
24 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,
```

Now assign (i.e. move) everything marked as movable. At this point, all these resources are in the new partition and HW will enforce isolation.

```
25 /* Move everything flagged as movable */
30 sc_rm_move_all(ipc, pt, pt_m4_0, SC_TRUE, SC_TRUE);
```

Allow others to access some of the new partitions resources. In this case, the SEMA42 IP works by allowing multiple CPUs to access and acquire the semaphore.

```
31 /* Allow all to access the SEMA42 */
33 sc_rm_set_peripheral_permissions(ipc, pt_m4_0, SC_R_M4_0_SEMA42,
34 SC_RM_PT_ALL, SC_RM_PERM_FULL);
```

Now assign the M4\_0 TCM to the M4 partition. Note the M4 can always access its TCM. This action prevents the parent (current owner of the M4 TCM) from accessing. This should only be done after code for the M4 has been loaded into the TCM. Code loading will require the M4 subsystem already be powered on.

```
35 /* Move M4 0 TCM */
37 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
38 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
```

Next is to carve out some DDR for the M4. In this case, the memory is in the middle of the DDR so the DDR has to be split into three regions. First is to split off the end portion and keep this with the parent. Next is then to split off the end of the remaining part and assign this to the M4.

```
39 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
41 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
42 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFFF);
43
44 /* Reserve DDR for M4_0 */
45 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFFF);
46 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
```

Optionally, call sc\_rm\_dump() to dump the state of the RM to the SCFW debug UART.

47 //sc rm\_dump(ipc);

At this point, the M4 can be powered on (if not already) and the M4 can be started using sc\_pm\_boot(). Do NOT start the CPU using sc\_pm\_cpu\_start() as that function is for starting a secondary CPU in the calling core's partition. In this

case, the core is in another partition that needs to be booted.

Refer to the SoC-specific RESOURCES for a list of resources.

## 9.6.2 Typedef Documentation

```
9.6.2.1 sc_rm_perm_t

typedef uint8_t sc_rm_perm_t
```

This type is used to declare a resource/memory region access permission.

Refer to the XRDC2 Block Guide for more information.

```
9.6.2.2 sc_rm_rmsg_t

typedef uint8_t sc_rm_rmsg_t
```

This type is used to assign an RMSG value to a memory region.

This value is sent to the IEE.

### 9.6.3 Function Documentation

## 9.6.3.1 sc\_rm\_partition\_alloc()

This function requests that the SC create a new resource partition.

# **Parameters**

in	ipc	IPC handle		
out	pt	return handle for partition; used for subsequent function calls associated with this partition		
in	secure	boolean indicating if this partition should be secure; only valid if caller is secure		
in	isolated	boolean indicating if this partition should be HW isolated via XRDC; set SC_TRUE if new DID is desired		
in	restricted	boolean indicating if this partition should be restricted; set SC_TRUE if masters in this partition cannot create new partitions		
in	grant	boolean indicating if this partition should always grant access and control to the parent		
in	coherent	boolean indicating if this partition is conferent, set SC_TRUE if only this partition will contain both AP clusters and they will be coherent via the CCI		

#### Returns

Returns an error code (SC ERR NONE = success).

### Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC ERR PARM if caller's partition is not secure but a new secure partition is requested,
- · SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_UNAVAILABLE if partition table is full (no more allocation space)

Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the secure signal. Basically, if TrustZone SW is used, the Cortex-A cores and peripherals the TZ SW will use should be in a secure partition. Almost all other partitions (for a non-secure OS or M4 cores) should be in non-secure partitions.

Isolated should be true for almost all partitions. The exception is the non-secure partition for a Cortex-A core used to run a non-secure OS. This isn't isolated by domain but is instead isolated by the TZ security hardware.

If restricted then the new partition is limited in what functions it can call, especially those associated with managing partitions.

The grant option is usually used to isolate a bus master's traffic to specific memory without isolating the peripheral interface of the master or the API controls of that master. This is only used when creating a sub-partition with no CPU. It's useful to separate out a master and the memory it uses.

## 9.6.3.2 sc\_rm\_set\_confidential()

This function makes a partition confidential.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition that is granting
in	retro	retroactive

# Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

SC PARM if pt out of range,

- SC\_ERR\_NOACCESS if caller's not allowed to change pt
- SC\_ERR\_LOCKED if partition pt is locked

Call to make a partition confidential. Confidential means only this partition should be able to grant access permissions to this partition.

If retroactive, then all resources owned by other partitions will have access rights for this partition removed, even if locked.

# 9.6.3.3 sc\_rm\_partition\_free()

This function frees a partition and assigns all resources to the caller.

#### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to free

### Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC PARM if pt out of range or invalid,
- SC ERR NOACCESS if pt is the SC partition,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of pt,
- SC\_ERR\_LOCKED if pt or caller's partition is locked

All resources, memory regions, and pads are assigned to the caller/parent. The partition watchdog is disabled (even if locked). DID is freed.

# 9.6.3.4 sc\_rm\_get\_did()

This function returns the DID of a partition.

### **Parameters**

in <i>ipc</i>	IPC handle
---------------	------------

# Returns

Returns the domain ID (DID) of the caller's partition.

The DID is a SoC-specific internal ID used by the HW resource protection mechanism. It is only required by clients when using the SEMA42 module as the DID is sometimes connected to the master ID.

# 9.6.3.5 sc\_rm\_partition\_static()

This function forces a partition to use a specific static DID.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to assign did
in	did	static DID to assign

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if pt or did out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of pt,
- SC\_ERR\_LOCKED if pt is locked

Assumes no assigned resources or memory regions yet! The number of static DID is fixed by the SC at boot.

# 9.6.3.6 sc\_rm\_partition\_lock()

This function locks a partition.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to lock

### Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_PARM if pt out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of pt

If a partition is locked it cannot be freed, have resources/pads assigned to/from it, memory regions created/assigned, DID changed, or parent changed.

# 9.6.3.7 sc\_rm\_get\_partition()

This function gets the partition handle of the caller.

### **Parameters**

in	ipc	IPC handle
out	pt	return handle for caller's partition

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.6.3.8 sc\_rm\_set\_parent()

This function sets a new parent for a partition.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition for which parent is to be changed
in	pt_parent	handle of partition to set as parent

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of pt,
- SC\_ERR\_LOCKED if either partition is locked

# 9.6.3.9 sc\_rm\_move\_all()

This function moves all movable resources/pads owned by a source partition to a destination partition.

It can be used to more quickly set up a new partition if a majority of the caller's resources are to be moved to a new partition.

# **Parameters**

in	ipc	IPC handle
in	pt_src	handle of partition from which resources should be moved from
in	pt_dst	handle of partition to which resources should be moved to
in	move_rsrc	boolean to indicate if resources should be moved
in	move_pads	boolean to indicate if pads should be moved

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

By default, all resources are movable. This can be changed using the sc\_rm\_set\_resource\_movable() function. Note all masters defaulted to SMMU bypass.

### Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not pt\_src or the parent of pt\_src,
- SC\_ERR\_LOCKED if either partition is locked

# 9.6.3.10 sc\_rm\_assign\_resource()

This function assigns ownership of a resource to a partition.

### **Parameters**

	in	ipc	IPC handle
	in	pt	handle of partition to which resource should be assigned
Ī	in	resource	resource to assign

This function assigned a resource to a partition. This partition is then the owner. All resources always have an owner (one owner). The owner has various rights to make API calls affecting the resource. Ownership does not imply access to the peripheral itself (that is based on access rights).

# Returns

Returns an error code (SC\_ERR\_NONE = success).

This action resets the resource's master and peripheral attributes. Privilege attribute will be PASSTHRU, security attribute will be ASSERT if the partition is secure and NEGATE if it is not, and masters will defaulted to SMMU bypass. Access permissions will reset to SEC\_RW for the owning partition only for secure partitions, FULL for non-secure. Default is no access by other partitions.

# Return errors:

SC ERR NOACCESS if caller's partition is restricted,

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,

• SC\_ERR\_LOCKED if the owning partition or pt is locked

### 9.6.3.11 sc\_rm\_set\_resource\_movable()

This function flags resources as movable or not.

#### **Parameters**

in	ipc	IPC handle
in	resource_fst	first resource for which flag should be set
in	resource_lst	last resource for which flag should be set
in	movable	movable flag (SC_TRUE is movable)

# Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- · SC\_PARM if resources are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a resource owner,
- · SC\_ERR\_LOCKED if the owning partition is locked

This function is used to determine the set of resources that will be moved using the sc\_rm\_move\_all() function. All resources are movable by default so this function is normally used to prevent a set of resources from moving.

### 9.6.3.12 sc rm set subsys rsrc movable()

This function flags all of a subsystem's resources as movable or not.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to use to identify subsystem
in	movable	movable flag (SC_TRUE is movable)

A subsystem is a physical grouping within the chip of related resources; this is SoC specific. This function is used to optimize moving resource for these groupings, for instance, an M4 core and its associated resources. The list of subsystems and associated resources can be found in the SoC-specific API document Resources chapter.

### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

· SC\_ERR\_PARM if a function argument is out of range

Note resource is used to find the associated subsystem. Only resources owned by the caller are set.

### 9.6.3.13 sc\_rm\_set\_master\_attributes()

This function sets attributes for a resource which is a bus master (i.e.

capable of DMA).

# **Parameters**

in	ipc	IPC handle
in	resource	master resource for which attributes should apply
in	sa	security attribute
in	ра	privilege attribute
in	smmu_bypass	SMMU bypass mode

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of the resource owner,
- SC\_ERR\_LOCKED if the owning partition is locked

Masters are IP blocks that generate bus transactions. This function configures how the isolation HW will define these bus transactions from the specified master. Note the security attribute will only be changed if the caller's partition is secure.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

```
9.6.3.14 sc_rm_set_master_sid()
```

This function sets the StreamID for a resource which is a bus master (i.e.

capable of DMA).

# Parameters

in	ipc	IPC handle
in	resource	master resource for which attributes should apply
in	sid	StreamID

# Returns

Returns an error code (SC ERR NONE = success).

# Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- · SC\_ERR\_LOCKED if the owning partition is locked

This function configures the SID attribute associated with all bus transactions from this master. Note 0 is not a valid SID as it is reserved to indicate bypass.

# 9.6.3.15 sc\_rm\_set\_peripheral\_permissions()

This function sets access permissions for a peripheral resource.

#### **Parameters**

in	ipc	IPC handle
in	resource	peripheral resource for which permissions should apply
in	pt	handle of partition <i>perm</i> should by applied for
in	perm	permissions to apply to resource for pt

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the pt is confidential and the caller isn't pt

Peripherals are IP blocks that have a programming model that can be accessed.

This function configures how the isolation HW will restrict access to a peripheral based on the attributes of a transaction from bus master. It also allows the access permissions of SC\_R\_SYSTEM to be set.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

# 9.6.3.16 sc\_rm\_is\_resource\_owned()

This function gets ownership status of a resource.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to check

### Returns

Returns a boolean (SC\_TRUE if caller's partition owns the resource).

If resource is out of range then SC\_FALSE is returned.

```
9.6.3.17 sc_rm_get_resource_owner()
```

This function is used to get the owner of a resource.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to check
out	pt	pointer to return owning partition

### Returns

Returns a boolean (SC\_TRUE if the resource is a bus master).

Return errors:

· SC\_PARM if arguments out of range or invalid

If resource is out of range then SC\_ERR\_PARM is returned.

```
9.6.3.18 sc_rm_is_resource_master()
```

This function is used to test if a resource is a bus master.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to check

Masters are IP blocks that generate bus transactions. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

#### Returns

Returns a boolean (SC\_TRUE if the resource is a bus master).

If resource is out of range then SC FALSE is returned.

9.6.3.19 sc\_rm\_is\_resource\_peripheral()

This function is used to test if a resource is a peripheral.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to check

Peripherals are IP blocks that have a programming model that can be accessed. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions)

# Returns

Returns a boolean (SC\_TRUE if the resource is a peripheral).

If resource is out of range then SC\_FALSE is returned.

9.6.3.20 sc\_rm\_get\_resource\_info()

This function is used to obtain info about a resource.

### **Parameters**

in	ipc	IPC handle
in	resource	resource to inquire about
out	sid	pointer to return StreamID

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_PARM if resource is out of range

# 9.6.3.21 sc\_rm\_memreg\_alloc()

This function requests that the SC create a new memory region.

### **Parameters**

in	ipc	IPC handle
out	mr	return handle for region; used for subsequent function calls associated with this region
in	addr_start	start address of region (physical)
in	addr_end	end address of region (physical)

### Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_ERR\_PARM if the new memory region is misaligned,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function will create a new memory region. The area covered by the new region must already exist in a memory region owned by the caller. The result will be two memory regions, the new one overlapping the existing one. The new region has higher priority. See the XRDC2 MRC documentation for how it resolves access permissions in this case. By default, permissions will mirror the parent region.

# 9.6.3.22 sc\_rm\_memreg\_split()

This function requests that the SC split an existing memory region.

### **Parameters**

in	ipc	IPC handle
in	mr	handle of memory region to split
out	mr_ret	return handle for new region; used for subsequent function calls associated with this region
in	addr_start	start address of region (physical)
in	addr_end	end address of region (physical)

# Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC ERR PARM if the new memory region is not start/end part of mr,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC ERR NOACCESS if caller's partition does not own the memory containing the new region,
- SC ERR BUSY if the region is coincident with another region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function will take an existing region and split it into two, non-overlapping regions. Note the new region must start or end on the split region. Permissions will mirror the parent region.

### 9.6.3.23 sc\_rm\_memreg\_frag()

This function requests that the SC fragment a memory region.

### **Parameters**

in	ipc	IPC handle
out	mr_ret	return handle for new region; used for subsequent function calls associated with this region
in	addr_start	start address of region (physical)
in	addr_end	end address of region (physical)

### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_BUSY if the region is coincident with another region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function finds the memory region containing the address range. It then splits it as required and returns the extracted region. The result is 2-3 non-overlapping regions, depending on how the new region aligns with existing regions. Permissions will mirror the parent region.

# 9.6.3.24 sc\_rm\_memreg\_free()

This function frees a memory region.

#### **Parameters**

in	ipc	IPC handle
in	mr	handle of memory region to free

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

SC PARM if mr out of range or invalid,

- SC\_ERR\_NOACCESS if caller's partition is not a parent of mr,
- SC\_ERR\_LOCKED if the owning partition of mr is locked

# 9.6.3.25 sc\_rm\_find\_memreg()

Internal SC function to find a memory region.

# See also

```
sc_rm_find_memreg().
```

This function finds a memory region.

### **Parameters**

in	ipc	IPC handle
out	mr	return handle for region; used for subsequent function calls associated with this region
in	addr_start	start address of region to search for
in	addr_end	end address of region to search for

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

· SC\_ERR\_NOTFOUND if region not found,

Searches only for regions owned by the caller. Finds first region containing the range specified.

# 9.6.3.26 sc\_rm\_assign\_memreg()

This function assigns ownership of a memory region.

### **Parameters**

in	ipc	IPC handle
in	pt	handle of partition to which memory region should be assigned
in	mr	handle of memory region to assign

### Returns

Returns an error code (SC\_ERR\_NONE = success).

This function assigns a memory region to a partition. This partition is then the owner. All regions always have an owner (one owner). The owner has various rights to make API calls affecting the region. Ownership does not imply access to the memory itself (that is based on access rights).

### Return errors:

- · SC\_PARM if arguments out of range or invalid,
- SC ERR NOACCESS if caller's partition is not the mr owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or pt is locked

# 9.6.3.27 sc\_rm\_set\_memreg\_permissions()

This function sets access permissions for a memory region.

#### **Parameters**

in	ipc	IPC handle	
in	mr	mr handle of memory region for which permissions should apply	
in	pt	handle of partition perm should by applied for	
in	perm	permissions to apply to <i>mr</i> for <i>pt</i>	

This operates on the memory region specified. If SC\_RM\_PT\_ALL is specified then it operates on all the regions owned by the caller that exist at the time of the call.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the region owner or parent of the owner,
- · SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the pt is confidential and the caller isn't pt

This function configures how the HW isolation will restrict access to a memory region based on the attributes of a transaction from bus master.

# 9.6.3.28 sc\_rm\_set\_memreg\_iee()

This function configures the IEE parameters for a memory region.

### **Parameters**

in	ipc	IPC handle
in	mr	handle of memory region to check
in	det	0 = normal, 1 = encrypted
in	rmsg	IEE region (0-7)

Caller must own SC\_R\_IEE\_Rn where n is rmsg.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- SC\_PARM if arguments out of range or invalid,
- · SC ERR LOCKED if the owning partition is locked
- · SC\_ERR\_NOACCESS if caller's partition is not the region owner or parent of the owner
- · SC\_ERR\_UNAVAILABLE if caller's partition is not the IEE region resource owner

# 9.6.3.29 sc\_rm\_is\_memreg\_owned()

This function gets ownership status of a memory region.

# **Parameters**

in	ipc	IPC handle	
in	mr	handle of memory region to check	

# Returns

Returns a boolean (SC\_TRUE if caller's partition owns the memory region).

If mr is out of range then SC\_FALSE is returned.

# 9.6.3.30 sc\_rm\_get\_memreg\_info()

This function is used to obtain info about a memory region.

### **Parameters**

in	ipc	IPC handle
in	mr	handle of memory region to inquire about
out	addr_start	pointer to return start address
out	addr_end	pointer to return end address

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_PARM if mr is out of range

# 9.6.3.31 sc\_rm\_assign\_pad()

This function assigns ownership of a pad to a partition.

### **Parameters**

	in	ipc	IPC handle
Ī	in	pt	handle of partition to which pad should be assigned
Ī	in	pad	pad to assign

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_ERR\_NOACCESS if caller's partition is restricted,
- · SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or pt is locked

# 9.6.3.32 sc\_rm\_set\_pad\_movable()

This function flags pads as movable or not.

# **Parameters**

in	ipc	IPC handle
in	pad_fst	first pad for which flag should be set
in	pad_lst	last pad for which flag should be set
in	movable	movable flag (SC_TRUE is movable)

This function assigned a pad to a partition. This partition is then the owner. All pads always have an owner (one owner). The owner has various rights to make API calls affecting the pad.

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

- · SC\_PARM if pads are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a pad owner,
- · SC ERR LOCKED if the owning partition is locked

This function is used to determine the set of pads that will be moved using the sc\_rm\_move\_all() function. All pads are movable by default so this function is normally used to prevent a set of pads from moving.

```
9.6.3.33 sc_rm_is_pad_owned()
```

This function gets ownership status of a pad.

### **Parameters**

in	ipc	IPC handle
in	pad	pad to check

# Returns

Returns a boolean (SC\_TRUE if caller's partition owns the pad).

If pad is out of range then SC\_FALSE is returned.

```
9.6.3.34 sc_rm_dump()
```

```
void sc_rm_dump (
sc_ipc_t ipc )
```

This function dumps the RM state for debug.

# **Parameters**

in	ipc	IPC handle

9.7 TIMER: Timer Service 187

# 9.7 TIMER: Timer Service

Module for the Timer service.

# **Typedefs**

typedef uint8\_t sc\_timer\_wdog\_action\_t

This type is used to configure the watchdog action.

typedef uint32\_t sc\_timer\_wdog\_time\_t

This type is used to declare a watchdog time value in milliseconds.

# Defines for type widths

#define SC\_TIMER\_ACTION\_W 3U
 Width of sc\_timer\_wdog\_action\_t.

# Defines for sc\_timer\_wdog\_action\_t

 #define SC\_TIMER\_WDOG\_ACTION\_PARTITION 0U Reset partition.

• #define SC\_TIMER\_WDOG\_ACTION\_WARM 1U

Warm reset system.

#define SC\_TIMER\_WDOG\_ACTION\_COLD 2U

Cold reset system.

#define SC\_TIMER\_WDOG\_ACTION\_BOARD 3U

Reset board.

#define SC\_TIMER\_WDOG\_ACTION\_IRQ 4U

Only generate IRQs.

# **Watchdog Functions**

sc\_err\_t sc\_timer\_set\_wdog\_timeout (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t timeout)

This function sets the watchdog timeout in milliseconds.

sc\_err\_t sc\_timer\_set\_wdog\_pre\_timeout (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t pre\_timeout)

This function sets the watchdog pre-timeout in milliseconds.

sc\_err\_t sc\_timer\_set\_wdog\_window (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t window)

This function sets the watchdog window in milliseconds.

• sc\_err\_t sc\_timer\_start\_wdog (sc\_ipc\_t ipc, sc\_bool\_t lock)

This function starts the watchdog.

sc\_err\_t sc\_timer\_stop\_wdog (sc\_ipc\_t ipc)

This function stops the watchdog if it is not locked.

sc\_err\_t sc\_timer\_ping\_wdog (sc\_ipc\_t ipc)

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

sc\_err\_t sc\_timer\_get\_wdog\_status (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t \*timeout, sc\_timer\_wdog\_time\_t \*remaining\_time)

This function gets the status of the watchdog.

sc\_err\_t sc\_timer\_pt\_get\_wdog\_status (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_bool\_t \*enb, sc\_timer\_wdog\_time\_t \*timeout, sc\_timer\_wdog\_time\_t t\*remaining\_time)

This function gets the status of the watchdog of a partition.

sc\_err\_t sc\_timer\_set\_wdog\_action (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_timer\_wdog\_action\_t action)

This function configures the action to be taken when a watchdog expires.

# Real-Time Clock (RTC) Functions

sc\_err\_t sc\_timer\_set\_rtc\_time (sc\_ipc\_t ipc, uint16\_t year, uint8\_t mon, uint8\_t day, uint8\_t hour, uint8\_t min, uint8\_t sec)

This function sets the RTC time.

sc\_err\_t sc\_timer\_get\_rtc\_time (sc\_ipc\_t ipc, uint16\_t \*year, uint8\_t \*mon, uint8\_t \*day, uint8\_t \*hour, uint8\_t \*min, uint8\_t \*sec)

This function gets the RTC time.

sc\_err\_t sc\_timer\_get\_rtc\_sec1970 (sc\_ipc\_t ipc, uint32\_t \*sec)

This function gets the RTC time in seconds since 1/1/1970.

sc\_err\_t sc\_timer\_set\_rtc\_alarm (sc\_ipc\_t ipc, uint16\_t year, uint8\_t mon, uint8\_t day, uint8\_t hour, uint8\_t min, uint8\_t sec)

This function sets the RTC alarm.

• sc\_err\_t sc\_timer\_set\_rtc\_periodic\_alarm (sc\_ipc\_t ipc, uint32\_t sec)

This function sets the RTC alarm (periodic mode).

sc\_err\_t sc\_timer\_cancel\_rtc\_alarm (sc\_ipc\_t ipc)

This function cancels the RTC alarm.

sc\_err\_t sc\_timer\_set\_rtc\_calb (sc\_ipc\_t ipc, int8\_t count)

This function sets the RTC calibration value.

# **System Counter (SYSCTR) Functions**

• sc\_err\_t sc\_timer\_set\_sysctr\_alarm (sc\_ipc\_t ipc, uint64\_t ticks)

This function sets the SYSCTR alarm.

• sc err t sc timer set sysctr periodic alarm (sc ipc t ipc, uint64 t ticks)

This function sets the SYSCTR alarm (periodic mode).

• sc err t sc timer cancel sysctr alarm (sc ipc t ipc)

This function cancels the SYSCTR alarm.

# 9.7.1 Detailed Description

Module for the Timer service.

This includes support for the watchdog, RTC, and system counter. Note every resource partition has a watchdog it can use.

# 9.7.2 Function Documentation

# 9.7.2.1 sc\_timer\_set\_wdog\_timeout()

This function sets the watchdog timeout in milliseconds.

If not set then the timeout defaults to the max. Once locked this value cannot be changed.

9.7 TIMER: Timer Service 189

### **Parameters**

in	ipc	IPC handle
in	timeout	timeout period for the watchdog

### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

# 9.7.2.2 sc\_timer\_set\_wdog\_pre\_timeout()

This function sets the watchdog pre-timeout in milliseconds.

If not set then the pre-timeout defaults to the max. Once locked this value cannot be changed.

### **Parameters**

	in	ipc	IPC handle
ſ	in	pre_timeout	pre-timeout period for the watchdog

When the pre-timout expires an IRQ will be generated. Note this timeout clears when the IRQ is triggered. An IRQ is generated for the failing partition and all of its child partitions.

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.3 sc\_timer\_set\_wdog\_window()

This function sets the watchdog window in milliseconds.

If not set then the window defaults to the 0. Once locked this value cannot be changed.

### **Parameters**

in	ipc	IPC handle
in	window	window period for the watchdog

### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

Calling sc timer ping wdog() before the window time has expired will result in the watchdog action being taken.

# 9.7.2.4 sc\_timer\_start\_wdog()

This function starts the watchdog.

### **Parameters**

ſ	in	ipc	IPC handle	
	in	lock	boolean indicating the lock status	

#### Returns

Returns an error code (SC ERR NONE = success).

### Return errors:

- · SC ERR NOACCESS if caller's partition is not isolated,
- · SC\_ERR\_BUSY if already started

If *lock* is set then the watchdog cannot be stopped or the timeout period changed.

If the calling partition is not isolated then the wdog cannot be used. This is always the case if a non-secure partition is running on the same CPU as a secure partition (e.g. Linux under TZ). See sc\_rm\_partition\_alloc().

# 9.7.2.5 sc\_timer\_stop\_wdog()

This function stops the watchdog if it is not locked.

9.7 TIMER: Timer Service 191

### **Parameters**

in <i>ipc</i>	IPC handle
---------------	------------

# Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

# 9.7.2.6 sc\_timer\_ping\_wdog()

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

# **Parameters**

in <i>ip</i>	c IPC handle
--------------	--------------

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.7 sc\_timer\_get\_wdog\_status()

This function gets the status of the watchdog.

All arguments are in milliseconds.

### **Parameters**

in	ipc	IPC handle
out	timeout	pointer to return the timeout
out	max_timeout	pointer to return the max timeout
out	remaining_time	pointer to return the time remaining until trigger

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.8 sc\_timer\_pt\_get\_wdog\_status()

This function gets the status of the watchdog of a partition.

All arguments are in milliseconds.

# **Parameters**

in	ipc	IPC handle
in	pt	partition to query
out	enb	pointer to return enable status
out	timeout	pointer to return the timeout
out	remaining_time	pointer to return the time remaining until trigger

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.9 sc\_timer\_set\_wdog\_action()

This function configures the action to be taken when a watchdog expires.

# **Parameters**

in	ipc	IPC handle
in	pt	partition to affect
in	action	action to take

9.7 TIMER: Timer Service 193

Default action is inherited from the parent.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

### Return errors:

- · SC\_ERR\_PARM if invalid parameters,
- SC\_ERR\_NOACCESS if caller's partition is not the SYSTEM owner,
- SC\_ERR\_LOCKED if the watchdog is locked

### 9.7.2.10 sc\_timer\_set\_rtc\_time()

This function sets the RTC time.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the time.

### **Parameters**

in	ipc	IPC handle
in	year	year (min 1970)
in	mon	month (1-12)
in	day	day of the month (1-31)
in	hour	hour (0-23)
in	min	minute (0-59)
in	sec	second (0-59)

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

SC\_ERR\_PARM if invalid time/date parameters,

• SC\_ERR\_NOACCESS if caller's partition cannot access SC\_R\_SYSTEM

# 9.7.2.11 sc\_timer\_get\_rtc\_time()

This function gets the RTC time.

# **Parameters**

in	ipc	IPC handle
out	year pointer to return year (min 1970)	
out	mon	pointer to return month (1-12)
out	day	pointer to return day of the month (1-31)
out	hour	pointer to return hour (0-23)
out	min	pointer to return minute (0-59)
out	sec	pointer to return second (0-59)

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.12 sc\_timer\_get\_rtc\_sec1970()

This function gets the RTC time in seconds since 1/1/1970.

# **Parameters**

in	ipc	IPC handle
out	sec	pointer to return seconds

9.7 TIMER: Timer Service 195

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.13 sc\_timer\_set\_rtc\_alarm()

This function sets the RTC alarm.

# **Parameters**

in	ipc	IPC handle
in	year	year (min 1970)
in	mon	month (1-12)
in	day	day of the month (1-31)
in	hour	hour (0-23)
in	min	minute (0-59)
in	sec	second (0-59)

Note this alarm setting clears when the alarm is triggered. This is an absolute time.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_ERR\_PARM if invalid time/date parameters

# 9.7.2.14 sc\_timer\_set\_rtc\_periodic\_alarm()

This function sets the RTC alarm (periodic mode).

### **Parameters**

in	ipc	IPC handle
in	sec	period in seconds

### Returns

Returns an error code (SC\_ERR\_NONE = success).

Note this is a relative time.

Return errors:

• SC\_ERR\_PARM if invalid time/date parameters

# 9.7.2.15 sc\_timer\_cancel\_rtc\_alarm()

This function cancels the RTC alarm.

### **Parameters**

in	ipc	IPC handle

Note this alarm setting clears when the alarm is triggered.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_ERR\_PARM if invalid time/date parameters

# 9.7.2.16 sc\_timer\_set\_rtc\_calb()

This function sets the RTC calibration value.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the calibration.

9.7 TIMER: Timer Service 197

### **Parameters**

in	ipc	IPC handle
in	count	calibration count (-16 to 15)

The calibration value is a 5-bit value including the sign bit, which is implemented in 2's complement. It is added or subtracted from the RTC on a periodic basis, once per 32768 cycles of the RTC clock.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# 9.7.2.17 sc\_timer\_set\_sysctr\_alarm()

This function sets the SYSCTR alarm.

### **Parameters**

in	ipc	IPC handle
in	ticks	number of 8MHz cycles

Note the ticks parameter is an absolute time. This alarm setting clears when the alarm is triggered.

### Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC ERR PARM if invalid time/date parameters

# 9.7.2.18 sc\_timer\_set\_sysctr\_periodic\_alarm()

This function sets the SYSCTR alarm (periodic mode).

### **Parameters**

in	ipc	IPC handle
in	ticks	number of 8MHz cycles

Note the *ticks* parameter is a relative time.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_ERR\_PARM if invalid time/date parameters

# 9.7.2.19 sc\_timer\_cancel\_sysctr\_alarm()

This function cancels the SYSCTR alarm.

# **Parameters**

in <i>ipc</i>	IPC handle
---------------	------------

Note this alarm setting clears when the alarm is triggered.

# Returns

Returns an error code (SC\_ERR\_NONE = success).

# Return errors:

• SC\_ERR\_PARM if invalid time/date parameters

# **Chapter 10**

# **File Documentation**

# 10.1 platform/main/ipc.h File Reference

Header file for the IPC implementation.

# **Functions**

```
• sc_err_t sc_ipc_open (sc_ipc_t *ipc, sc_ipc_id_t id)

This function opens an IPC channel.
```

void sc\_ipc\_close (sc\_ipc\_t ipc)

This function closes an IPC channel.

void sc\_ipc\_read (sc\_ipc\_t ipc, void \*data)

This function reads a message from an IPC channel.

• void sc\_ipc\_write (sc\_ipc\_t ipc, const void \*data)

This function writes a message to an IPC channel.

# 10.1.1 Detailed Description

Header file for the IPC implementation.

# 10.1.2 Function Documentation

This function opens an IPC channel.

200 File Documentation

### **Parameters**

out	ipc	return pointer for ipc handle
in	id	id of channel to open

### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_IPC otherwise).

The id parameter is implementation specific. Could be an MU address, pointer to a driver path, channel index, etc.

```
10.1.2.2 sc_ipc_close()
```

This function closes an IPC channel.

### **Parameters**

in	ipc	id of channel to close
----	-----	------------------------

# 10.1.2.3 sc\_ipc\_read()

This function reads a message from an IPC channel.

### **Parameters**

in	ipc	id of channel read from
out	data	pointer to message buffer to read

This function will block if no message is available to be read.

# 10.1.2.4 sc\_ipc\_write()

This function writes a message to an IPC channel.

### **Parameters**

in	ipc	id of channel to write to
in	data	pointer to message buffer to write

This function will block if the outgoing buffer is full.

# 10.2 platform/main/types.h File Reference

Header file containing types used across multiple service APIs.

### **Macros**

#define SC\_R\_NONE 0xFFF0U

Define for ATF/Linux.

#define SC\_C\_TEMP 0U

Defines for sc ctrl t.

- #define SC\_C\_TEMP\_HI 1U
- #define SC C TEMP LOW 2U
- #define SC C PXL LINK MST1 ADDR 3U
- #define SC\_C\_PXL\_LINK\_MST2\_ADDR 4U
- #define SC C PXL LINK MST ENB 5U
- #define SC\_C\_PXL\_LINK\_MST1\_ENB 6U
- #define SC\_C\_PXL\_LINK\_MST2\_ENB 7U
- #define SC\_C\_PXL\_LINK\_SLV1\_ADDR 8U
- #define SC\_C\_PXL\_LINK\_SLV2\_ADDR 9U
- #define SC\_C\_PXL\_LINK\_MST\_VLD 10U
- #define SC\_C\_PXL\_LINK\_MST1\_VLD 11U
- #define SC\_C\_PXL\_LINK\_MST2\_VLD 12U
- #define SC\_C\_SINGLE\_MODE 13U
- #define SC\_C\_ID 14U
- #define SC\_C\_PXL\_CLK\_POLARITY 15U
- #define SC C LINESTATE 16U
- #define SC\_C\_PCIE\_G\_RST 17U
- #define SC\_C\_PCIE\_BUTTON\_RST 18U
- #define SC\_C\_PCIE\_PERST 19U
- #define SC\_C\_PHY\_RESET 20U
- #define SC\_C\_PXL\_LINK\_RATE\_CORRECTION 21U
- #define SC C PANIC 22U
- #define SC C PRIORITY GROUP 23U
- #define SC\_C\_TXCLK 24U
- #define SC\_C\_CLKDIV 25U
- #define SC C DISABLE 50 26U
- #define SC C DISABLE 125 27U
- #define SC\_C\_SEL\_125 28U
- #define SC\_C\_MODE 29U
- #define SC\_C\_SYNC\_CTRL0 30U
- #define SC C KACHUNK CNT 31U

202 File Documentation

- #define SC\_C\_KACHUNK\_SEL 32U
- #define SC\_C\_SYNC\_CTRL1 33U
- #define SC\_C\_DPI\_RESET 34U
- #define SC C MIPI RESET 35U
- #define SC C DUAL MODE 36U
- #define SC\_C\_VOLTAGE 37U
- #define SC C PXL LINK SEL 38U
- #define SC C OFS SEL 39U
- #define SC\_C\_OFS\_AUDIO 40U
- #define SC C OFS PERIPH 41U
- #define SC\_C\_OFS\_IRQ 42U
- #define SC\_C\_RST0 43U
- #define SC\_C\_RST1 44U
- #define SC\_C\_SEL0 45U
- #define SC\_C\_CALIB0 46U
- #define SC C CALIB1 47U
- #define SC C CALIB2 48U
- #define SC\_C\_IPG\_DEBUG 49U
- #define SC C IPG DOZE 50U
- #define SC\_C\_IPG\_WAIT 51U
- #define SC C IPG STOP 52U
- #define SC\_C\_IPG\_STOP\_MODE 53U
- #define SC\_C\_IPG\_STOP\_ACK 54U
- #define SC\_C\_SYNC\_CTRL 55U
- #define SC C OFS AUDIO ALT 56U
- #define SC\_C\_DSP\_BYP 57U
- #define SC C CLK GEN EN 58U
- #define SC\_C\_INTF\_SEL 59U
- #define SC\_C\_RXC\_DLY 60U
- #define SC C TIMER SEL 61U
- #define SC\_C\_MISC0 62U
- #define SC\_C\_MISC1 63U
- #define SC\_C\_MISC2 64U
- #define SC\_C\_MISC3 65U
- #define SC C LAST 66U
- #define SC P ALL ((sc pad t) UINT16 MAX)

Define for used to specify all pads.

### **Defines for chip IDs**

- #define CHIP ID QM 0x1U
  - i.MX8QM
- #define CHIP ID QX 0x2U

i.MX8QX

#define CHIP\_ID\_DXL 0xEU
 i.MX8DXL

#### **Defines for common frequencies**

#define SC 32KHZ 32768U

```
32KHz

    #define SC 1MHZ 1000000U

     1MHz

    #define SC 10MHZ 10000000U

     10MHz

    #define SC_16MHZ 16000000U

     16MHz

    #define SC_20MHZ 20000000U

     20MHz

    #define SC 25MHZ 25000000U

     25MHz

    #define SC 27MHZ 27000000U

     27MHz

    #define SC_40MHZ 40000000U

     40MHz

    #define SC 45MHZ 45000000U

     45MHz

    #define SC 50MHZ 50000000U

     50MHz

    #define SC_60MHZ 60000000U

     60MHz

    #define SC 66MHZ 6666666U

     66MHz

    #define SC_74MHZ 74250000U

     74.25MHz

    #define SC_80MHZ 80000000U

     80MHz

    #define SC 83MHZ 833333333U

     83MHz

    #define SC_84MHZ 84375000U

     84.37MHz

    #define SC_100MHZ 100000000U

    #define SC_114MHZ 114000000U

     114MHz

    #define SC 125MHZ 125000000U

     125MHz

    #define SC_128MHZ 128000000U

     128MHz

    #define SC 133MHZ 1333333333U

    #define SC_135MHZ 135000000U

     135MHz

    #define SC_150MHZ 150000000U

     150MHz

    #define SC 160MHZ 160000000U

     160MHz

    #define SC_166MHZ 166666666U

    #define SC_175MHZ 175000000U

     175MHz

    #define SC_180MHZ 180000000U

     180MHz
```

#define SC\_200MHZ 200000000U

200MHz • #define SC\_250MHZ 250000000U 250MHz #define SC\_266MHZ 266666666U 266MHz #define SC\_300MHZ 300000000U 300MHz #define SC\_312MHZ 312500000U 312.5MHZ #define SC 320MHZ 320000000U 320MHz #define SC\_325MHZ 325000000U 325MHz #define SC\_333MHZ 3333333333 333MHz #define SC\_350MHZ 350000000U 350MHz #define SC\_372MHZ 372000000U 372MHz #define SC\_375MHZ 375000000U 375MHz #define SC 400MHZ 400000000U 400MHz #define SC\_465MHZ 465000000U 465MHz #define SC\_500MHZ 500000000U 500MHz #define SC\_594MHZ 594000000U 594MHz #define SC\_625MHZ 625000000U 625MHz • #define SC\_640MHZ 64000000U 640MHz #define SC\_648MHZ 648000000U 648MHz #define SC\_650MHZ 650000000U 650MHz #define SC\_667MHZ 66666667U 667MHz #define SC\_675MHZ 675000000U 675MHz #define SC\_700MHZ 700000000U 700MHz #define SC\_720MHZ 720000000U 720MHz #define SC\_750MHZ 750000000U 750MHz #define SC\_753MHZ 753000000U 753MHz #define SC\_793MHZ 793000000U #define SC\_800MHZ 800000000U 800MHz

#define SC\_850MHZ 850000000U

850MHz

- #define SC\_858MHZ 858000000U 858MHz
- #define SC\_900MHZ 900000000U 900MHz
- #define SC\_953MHZ 953000000U 953MHz
- #define SC\_963MHZ 963000000U 963MHz
- #define SC\_1000MHZ 1000000000U
   1GHz
- #define SC\_1060MHZ 1060000000U
   1.06GHz
- #define SC\_1068MHZ 1068000000U
   1.068GHz
- #define SC\_1121MHZ 1121000000U
   1.121GHz
- #define SC\_1173MHZ 1173000000U 1.173GHz
- #define SC\_1188MHZ 1188000000U
   1.188GHz
- #define SC\_1260MHZ 1260000000U
   1.26GHz
- #define SC\_1278MHZ 1278000000U 1.278GHz
- #define SC\_1280MHZ 1280000000U
   1.28GHz
- #define SC\_1300MHZ 130000000U
   1.3GHz
- #define SC\_1313MHZ 1313000000U
   1.313GHz
- #define SC\_1345MHZ 1345000000U
   1.345GHz
- #define SC\_1400MHZ 1400000000U
   1.4GHz
- #define SC\_1500MHZ 1500000000U
   1.5GHz
- #define SC\_1600MHZ 1600000000U
   1.6GHz
- #define SC\_1800MHZ 1800000000U
   1.8GHz
- #define SC\_1860MHZ 1860000000U
   1.86GHz
- #define SC\_2000MHZ 200000000U
   2.0GHz
- #define SC\_2112MHZ 2112000000U 2.12GHz

# **Defines for 24M related frequencies**

- #define SC\_8MHZ 8000000U 8MHz
- #define SC\_12MHZ 12000000U
   12MHz
- #define SC\_19MHZ 19800000U

19.8MHz • #define SC\_24MHZ 24000000U 24MHz #define SC\_48MHZ 48000000U 48MHz #define SC\_120MHZ 120000000U 120MHz #define SC\_132MHZ 132000000U 132MHz • #define SC\_144MHZ 144000000U 144MHz #define SC\_192MHZ 192000000U 192MHz #define SC\_211MHZ 211200000U 211.2MHz • #define SC 228MHZ 228000000U 233MHz #define SC\_240MHZ 240000000U 240MHz #define SC\_264MHZ 264000000U 264MHz #define SC 352MHZ 352000000U 352MHz #define SC\_360MHZ 360000000U 360MHz #define SC\_384MHZ 384000000U 384MHz #define SC\_396MHZ 396000000U 396MHz #define SC\_432MHZ 432000000U 432MHz • #define SC\_456MHZ 456000000U 466MHz #define SC\_480MHZ 480000000U 480MHz #define SC\_600MHZ 600000000U 600MHz #define SC\_744MHZ 744000000U 744MHz #define SC\_792MHZ 792000000U 792MHz #define SC\_864MHZ 864000000U 864MHz #define SC\_912MHZ 912000000U 912MHz #define SC\_960MHZ 960000000U 960MHz #define SC\_1056MHZ 1056000000U 1056MHz #define SC\_1104MHZ 1104000000U #define SC\_1200MHZ 1200000000U 1.2GHz #define SC\_1464MHZ 1464000000U

1.464GHz

#define SC\_2400MHZ 2400000000U
 2.4GHz

### Defines for A/V related frequencies

 #define SC\_62MHZ 62937500U 62.9375MHz

 #define SC\_755MHZ 755250000U 755.25MHz

### Defines for type widths

• #define SC\_BOOL\_W 1U

Width of sc\_bool\_t.

• #define SC ERR W 4U

Width of sc\_err\_t.

#define SC\_RSRC\_W 10U

Width of sc\_rsrc\_t.

• #define SC\_CTRL\_W 7U

Width of sc\_ctrl\_t.

# Defines for sc\_bool\_t

• #define SC\_FALSE ((sc\_bool\_t) 0U)

False

#define SC\_TRUE ((sc\_bool\_t) 1U)
 True.

### Defines for sc\_err\_t

#define SC\_ERR\_NONE 0U

Success.

• #define SC\_ERR\_VERSION 1U

Incompatible API version.

#define SC ERR CONFIG 2U

Configuration error.

#define SC\_ERR\_PARM 3U

Bad parameter.

#define SC\_ERR\_NOACCESS 4U

Permission error (no access)

#define SC ERR LOCKED 5U

Permission error (locked)

#define SC\_ERR\_UNAVAILABLE 6U

Unavailable (out of resources)

#define SC\_ERR\_NOTFOUND 7U

Not found.

#define SC\_ERR\_NOPOWER 8U

No power.

#define SC\_ERR\_IPC 9U

Generic IPC error.

#define SC\_ERR\_BUSY 10U

Resource is currently busy/active.

- #define SC\_ERR\_FAIL 11U
   General I/O failure.
- #define SC\_ERR\_LAST 12U

#### Defines for sc rsrc t

- #define SC R A53 0U
- #define SC R A53 0 1U
- #define SC R A53 1 2U
- #define SC R A53 2 3U
- #define SC R A53 3 4U
- #define SC\_R\_A72 5U
- #define SC\_R\_A72\_0 6U
- #define SC\_R\_A72\_1 7U
- #define SC\_R\_A72\_2 8U
- #define SC R A72 3 9U
- #define SC\_R\_CCI 10U
- #define SC\_R\_DB 11U
- #define SC\_R\_DRC\_0 12U
- #define SC\_R\_DRC\_1 13U
- #define SC\_R\_GIC\_SMMU 14U
- #define SC\_R\_IRQSTR\_M4\_0 15U
- #define SC\_R\_IRQSTR\_M4\_1 16U
- #define SC\_R\_SMMU 17U
- #define SC\_R\_GIC 18U
- #define SC R DC 0 BLIT0 19U
- #define SC R DC 0 BLIT1 20U
- #define SC R DC 0 BLIT2 21U
- #define SC\_R\_DC\_0\_BLIT\_OUT 22U
- #define SC R PERF 23U
- #define SC R USB 1 PHY 24U
- #define SC R DC 0 WARP 25U
- #define SC R V2X MU 0 26U
- #define SC\_R\_V2X\_MU\_1 27U
- #define SC R DC 0 VIDEO0 28U
- #define SC\_R\_DC\_0\_VIDEO1 29U
- #define SC\_R\_DC\_0\_FRAC0 30U
- #define SC\_R\_V2X\_MU\_2 31U
- #define SC\_R\_DC\_0 32U
- #define SC\_R\_GPU\_2\_PID0 33U
- #define SC\_R\_DC\_0\_PLL\_0 34U
- #define SC R DC 0 PLL 1 35U
- #define SC\_R\_DC\_1\_BLIT0 36U
- #define SC\_R\_DC\_1\_BLIT1 37U
- #define SC\_R\_DC\_1\_BLIT2 38U
- #define SC\_R\_DC\_1\_BLIT\_OUT 39U
- #define SC R V2X MU 3 40U
- #define SC\_R\_V2X\_MU\_4 41U
- #define SC R DC 1 WARP 42U
- #define SC\_R\_UNUSED1 43U
- #define SC R SECVIO 44U
- #define SC\_R\_DC\_1\_VIDEO0 45U
- #define SC\_R\_DC\_1\_VIDEO1 46U
- #define SC\_R\_DC\_1\_FRAC0 47U
- #define SC R UNUSED13 48U
- #define SC\_R\_DC\_1 49U
- #define SC R UNUSED14 50U
- #define SC\_R\_DC\_1\_PLL\_0 51U
- #define SC R DC 1 PLL 1 52U

- #define SC\_R\_SPI\_0 53U
- #define SC\_R\_SPI\_1 54U
- #define SC R SPI 2 55U
- #define SC\_R\_SPI\_3 56U
- #define SC R UART 0 57U
- #define SC\_R\_UART\_1 58U
- #define SC\_R\_UART\_2 59U
- #define SC\_R\_UART\_3 60U
- #define SC\_R\_UART\_4 61U
- #define SC\_R\_EMVSIM\_0 62U
- #define SC\_R\_EMVSIM\_1 63U
- #define SC\_R\_DMA\_0\_CH0 64U
- #define SC R DMA 0 CH1 65U
- #define SC R DMA 0 CH2 66U
- #define SC R DMA 0 CH3 67U
- #define SC R DMA 0 CH4 68U
- #define SC R DMA 0 CH5 69U #define SC R DMA 0 CH6 70U
- #define SC\_R\_DMA\_0\_CH7 71U
- #define SC R DMA 0 CH8 72U
- #define SC R DMA 0 CH9 73U
- #define SC R DMA 0 CH10 74U #define SC R DMA 0 CH11 75U
- #define SC R DMA 0 CH12 76U
- #define SC\_R\_DMA\_0\_CH13 77U
- #define SC\_R\_DMA\_0\_CH14 78U
- #define SC\_R\_DMA\_0\_CH15 79U
- #define SC R DMA 0 CH16 80U
- #define SC R DMA 0 CH17 81U #define SC R DMA 0 CH18 82U
- #define SC R DMA 0 CH19 83U
- #define SC R DMA 0 CH20 84U
- #define SC R DMA 0 CH21 85U
- #define SC R DMA 0 CH22 86U
- #define SC R DMA 0 CH23 87U
- #define SC\_R\_DMA\_0\_CH24 88U
- #define SC R DMA 0 CH25 89U
- #define SC\_R\_DMA\_0\_CH26 90U #define SC R DMA 0 CH27 91U
- #define SC\_R\_DMA\_0\_CH28 92U
- #define SC R DMA 0 CH29 93U
- #define SC\_R\_DMA\_0\_CH30 94U
- #define SC\_R\_DMA\_0\_CH31 95U
- #define SC\_R\_I2C\_0 96U
- #define SC\_R\_I2C\_1 97U
- #define SC\_R\_I2C\_2 98U
- #define SC\_R\_I2C\_3 99U
- #define **SC\_R\_I2C\_4** 100U
- #define SC R ADC 0 101U
- #define SC R ADC 1 102U
- #define SC R FTM 0 103U
- #define SC R FTM 1 104U
- #define SC R CAN 0 105U
- #define SC R CAN 1 106U
- #define SC\_R\_CAN\_2 107U
- #define SC R DMA 1 CH0 108U
- #define SC\_R\_DMA\_1\_CH1 109U
- #define SC\_R\_DMA\_1\_CH2 110U
- #define SC R DMA 1 CH3 111U
  - #define SC R DMA\_1 CH4 112U

- #define SC\_R\_DMA\_1\_CH5 113U
- #define SC\_R\_DMA\_1\_CH6 114U
- #define SC R DMA 1 CH7 115U
- #define SC\_R\_DMA\_1\_CH8 116U
- #define SC R DMA 1 CH9 117U
- #define SC\_R\_DMA\_1\_CH10 118U
- #define SC\_R\_DMA\_1\_CH11 119U
- #define SC\_R\_DMA\_1\_CH12 120U
- #define SC\_R\_DMA\_1\_CH13 121U
- #define SC\_R\_DMA\_1\_CH14 122U
   #define SC\_R\_DMA\_1\_CH14 122U
- #define SC\_R\_DMA\_1\_CH15 123U
- #define SC\_R\_DMA\_1\_CH16 124U
   #define SC\_R\_DMA\_1\_CH17 125U
- #define SC R DMA 1 CH18 126U
- #deline SC\_R\_DIMA\_I\_CHIO 1200
- #define SC\_R\_DMA\_1\_CH19 127U
- #define SC\_R\_DMA\_1\_CH20 128U
   #define SC\_R\_DMA\_1\_CH20 128U
- #define SC\_R\_DMA\_1\_CH21 129U
   #define SC\_R\_DMA\_1\_CH22 130U
- #define SC\_R\_DMA\_1\_CH23 131U
- #define SC R DMA 1 CH24 132U
- #define SC\_R\_DMA\_1\_CH25 133U
- #define SC R DMA 1 CH26 134U
- #define SC R DMA 1 CH27 135U
- #define SC R DMA 1 CH28 136U
- #define SC\_R\_DMA\_1\_CH29 137U
- #define SC R DMA 1 CH30 138U
- #define SC\_R\_DMA\_1\_CH31 139U
- #define SC R V2X PID0 140U
- #define SC R V2X PID1 141U
- #define SC R V2X PID2 142U
- #define SC R V2X PID3 143U
- " #define 3C\_N\_V2X\_F1D3 1450
- #define SC\_R\_GPU\_0\_PID0 144U
  #define SC\_R\_GPU\_0\_PID1 145U
- #define SC R GPU 0 PID2 146U
- #define SC R GPU 0 PID3 147U
- #define SC\_R\_GPU\_1\_PID0 148U
- #define SC\_R\_GPU\_1\_PID1 149U
- #define SC\_R\_GPU\_1\_PID2 150U
   #define SC\_R\_GPU\_1\_PID2 151U
- #define SC\_R\_GPU\_1\_PID3 151U
- #define SC R PCIE A 152U
- #define SC\_R\_SERDES\_0 153U
- #define SC\_R\_MATCH\_0 154U
- #define SC\_R\_MATCH\_1 155U
- #define SC\_R\_MATCH\_2 156U
- #define SC\_R\_MATCH\_3 157U
   #define SC\_R\_MATCH\_4 158U
- #define SC\_R\_MATCH\_5 159U
- #define SC\_R\_MATCH\_6 160U
- #define SC R MATCH 7 161U
- #define SC R MATCH 8 162U
- #define SC\_R\_MATCH\_9 163U
- #define SC\_R\_MATCH\_10 164U
- #define SC\_R\_MATCH\_12 166U#define SC\_R\_MATCH\_13 167U
- #define SC R MATCH 14 168U
- #define SC R PCIE B 169U
- #define SC R SATA 0 170U
- #define SC\_R\_SERDES\_1 171U
- #define SC R HSIO GPIO 172U

- #define SC\_R\_MATCH\_15 173U
- #define SC\_R\_MATCH\_16 174U
- #define SC R MATCH 17 175U
- #define SC\_R\_MATCH\_18 176U
- #define SC R MATCH 19 177U
- #define SC\_R\_MATCH\_20 178U
- #define SC\_R\_MATCH\_21 179U
- #define SC\_R\_MATCH\_22 180U
- #define SC\_R\_MATCH\_23 181U
- #define SC\_R\_MATCH\_24 182U
- #define SC\_R\_MATCH\_25 183U
- #define SC\_R\_MATCH\_26 184U
- #define SC\_R\_MATCH\_27 185U
- #define SC R MATCH 28 186U
- #define SC R LCD 0 187U
- #define SC R LCD 0 PWM 0 188U
- #define SC\_R\_LCD\_0\_I2C\_0 189U
- #define SC\_R\_LCD\_0\_I2C\_1 190U
- #define SC\_R\_PWM\_0 191U
- #define SC R PWM 1 192U
- #define SC R PWM 2 193U
- #define SC\_R\_PWM\_3 194U
- #define SC R PWM 4 195U
- #define SC R PWM 5 196U
- #define SC\_R\_PWM\_6 197U
- #define SC\_R\_PWM\_7 198U
- #define SC\_R\_GPIO\_0 199U
- #define SC\_R\_GPIO\_1 200U
- #define SC\_R\_GPIO\_2 201U
- #define SC\_R\_GPIO\_3 202U
- #define SC\_R\_GPIO\_4 203U
- #define SC\_R\_GPIO\_5 204U
- #define SC\_R\_GPIO\_6 205U
- #define SC R GPIO 7 206U
- #define SC\_R\_GPT\_0 207U
- #define SC\_R\_GPT\_1 208U#define SC\_R\_GPT\_2 209U
- #define SC\_R\_GPT\_3 210U
- #define SC R GPT 4 211U
- #define SC\_R\_KPP 212U
- #define SC R MU 0A 213U
- #define SC\_R\_MU\_1A 214U
- #define SC\_R\_MU\_2A 215U
- #define **SC\_R\_MU\_3A** 216U
- #define SC\_R\_MU\_4A 217U
- #define SC\_R\_MU\_5A 218U
- #define SC\_R\_MU\_6A 219U
- #define SC\_R\_MU\_7A 220U
- #define SC\_R\_MU\_8A 221U
- #define SC\_R\_MU\_9A 222U
- #define SC\_R\_MU\_10A 223U
- #define SC\_R\_MU\_11A 224U
- #define SC\_R\_MU\_12A 225U
- #define SC\_R\_MU\_13A 226U
   #define SC R MU 5B 227U
- #define SC R MU 6B 228U
- #define SC R MU 7B 229U
- #define SC R MU 8B 230U
- #define SC R MU 9B 231U
- #define SC\_R\_MU\_10B 232U

- #define SC\_R\_MU\_11B 233U
- #define SC\_R\_MU\_12B 234U
- #define SC R MU 13B 235U
- #define SC R ROM 0 236U
- #define SC R FSPI 0 237U
- #define SC\_R\_FSPI\_1 238U
- #define SC\_R\_IEE 239U
- #define SC\_R\_IEE\_R0 240U
- #define SC\_R\_IEE\_R1 241U
- #define SC\_R\_IEE\_R2 242U
- #define SC\_R\_IEE\_R3 243U
- #define SC\_R\_IEE\_R4 244U
- #define SC R IEE R5 245U
- #define SC R IEE R6 246U
- #define SC R IEE R7 247U
- #define SC R SDHC 0 248U
- #define SC R SDHC 1 249U
- #define SC R SDHC 2 250U
- #define SC\_R\_ENET\_0 251U
- #define SC R ENET\_1 252U
- #define SC R MLB 0 253U
- #define SC R DMA 2 CH0 254U
- #define SC R DMA 2 CH1 255U
- #define SC\_R\_DMA\_2\_CH2 256U
- #define SC\_R\_DMA\_2\_CH3 257U
- #define SC\_R\_DMA\_2\_CH4 258U
- #define SC\_R\_USB\_0 259U
- #define SC\_R\_USB\_1 260U
- #define SC\_R\_USB\_0\_PHY 261U
- #define SC\_R\_USB\_2 262U
- #define SC R USB 2 PHY 263U
- #define SC R DTCP 264U
- #define SC R NAND 265U
- #define SC R LVDS 0 266U
- #define SC R LVDS 0 PWM 0 267U
- #define SC\_R\_LVDS\_0\_I2C\_0 268U
- #define SC R LVDS 0 I2C 1 269U
- #define SC\_R\_LVDS\_1 270U
- #define SC\_R\_LVDS\_1\_PWM\_0 271U
- #define SC\_R\_LVDS\_1\_I2C\_0 272U
- #define SC\_R\_LVDS\_1\_I2C\_1 273U
- #define SC\_R\_LVDS\_2 274U
- #define SC\_R\_LVDS\_2\_PWM\_0 275U
- #define SC\_R\_LVDS\_2\_I2C\_0 276U
- #define SC\_R\_LVDS\_2\_I2C\_1 277U
- #define SC\_R\_M4\_0\_PID0 278U
   #define SC\_R\_M4\_0\_PID1 279U
- #define SC\_R\_M4\_0\_PID2 280U
- #define SC R M4 0 PID3 281U
- #define SC R M4 0 PID4 282U
- #define SC R M4 0 RGPIO 283U
- #define SC R M4 0 SEMA42 284U
- #define SC R M4 0 TPM 285U
- #define SC R M4 0 PIT 286U
- #define SC R M4 0 UART 287U
- #define SC R M4 0 I2C 288U
- #define SC\_R\_M4\_0\_INTMUX 289U
- #define SC\_R\_ENET\_0\_A0 290U
- #define SC\_R\_ENET\_0\_A1 291U
- #define SC R M4 0 MU 0B 292U

- #define SC\_R\_M4\_0\_MU\_0A0 293U
- #define SC\_R\_M4\_0\_MU\_0A1 294U
- #define SC R M4 0 MU 0A2 295U
- #define SC\_R\_M4\_0\_MU\_0A3 296U
- #define SC R M4 0 MU 1A 297U
- #define SC\_R\_M4\_1\_PID0 298U
- #define **SC\_R\_M4\_1\_PID1** 299U
- #define SC\_R\_M4\_1\_PID2 300U
- #define SC\_R\_M4\_1\_PID3 301U
- #define SC\_R\_M4\_1\_PID4 302U
- #define SC\_R\_M4\_1\_RGPIO 303U
- #define SC\_R\_M4\_1\_SEMA42 304U
- #define SC R M4\_1 TPM 305U
- #define SC R M4 1 PIT 306U
- #define SC R M4 1 UART 307U
- #define SC R M4 1 I2C 308U
- #define SC\_R\_M4\_1\_INTMUX 309U
- #define SC R UNUSED17 310U
- #define SC R UNUSED18 311U
- #define SC\_R\_M4\_1\_MU\_0B 312U
- #define SC\_R\_M4\_1\_MU\_0A0 313U
- #define SC\_R\_M4\_1\_MU\_0A1 314U
- #define SC\_R\_M4\_1\_MU\_0A2 315U
- #define SC\_R\_M4\_1\_MU\_0A3 316U
- #define SC\_R\_M4\_1\_MU\_1A 317U
- #define SC\_R\_SAI\_0 318U
- #define SC\_R\_SAI\_1 319U
- #define SC\_R\_SAI\_2 320U
- #define SC\_R\_IRQSTR\_SCU2 321U
- #define SC\_R\_IRQSTR\_DSP 322U
- #define SC R ELCDIF PLL 323U
- #define SC R OCRAM 324U
- #define SC\_R\_AUDIO\_PLL\_0 325U
- #define SC R PI 0 326U
- #define SC R PI 0 PWM 0 327U
- #define SC\_R\_PI\_0\_PWM\_1 328U
- #define **SC\_R\_PI\_0\_I2C\_0** 329U
- #define SC\_R\_PI\_0\_PLL 330U
- #define SC\_R\_PI\_1 331U
- #define SC\_R\_PI\_1\_PWM\_0 332U
- #define SC\_R\_PI\_1\_PWM\_1 333U
- #define SC\_R\_PI\_1\_I2C\_0 334U
- #define SC\_R\_PI\_1\_PLL 335U
- #define SC\_R\_SC\_PID0 336U
- #define SC\_R\_SC\_PID1 337U
- #define SC\_R\_SC\_PID2 338U
- #define SC\_R\_SC\_PID3 339U
- #define SC\_R\_SC\_PID4 340U
- #define SC\_R\_SC\_SEMA42 341U
  #define SC\_R\_SC\_TPM 342U
- #define SC R SC PIT 343U
- #define SC R SC UART 344U
- #define SC R SC I2C 345U
- #define SC R SC MU 0B 346U
- #define SC\_R\_SC\_MU\_0A0 347U
- #define SC\_R\_SC\_MU\_0A1 348U
- #define SC\_R\_SC\_MU\_0A2 349U
   #define SC\_R\_SC\_MU\_0A3 350U
- #define SC R SC MU 1A 351U
- #define SC R SYSCNT RD 352U

- #define SC\_R\_SYSCNT\_CMP 353U
- #define SC\_R\_DEBUG 354U
- #define SC R SYSTEM 355U
- #define SC R SNVS 356U
- #define SC\_R\_OTP 357U
- #define SC\_R\_VPU\_PID0 358U
- #define SC\_R\_VPU\_PID1 359U
- #define SC\_R\_VPU\_PID2 360U
- #define SC\_R\_VPU\_PID3 361U
- #define SC\_R\_VPU\_PID4 362U
- #define SC\_R\_VPU\_PID5 363U
- #define SC\_R\_VPU\_PID6 364U
- #define SC R VPU PID7 365U
- #define SC R ENET 0 A2 366U
- #define SC R ENET 1 A0 367U
- #define SC\_R\_ENET\_1\_A1 368U
- #define SC R ENET 1 A2 369U
- #define SC\_R\_ENET\_1\_A3 370U
- #define SC\_R\_ENET\_1\_A4 371U
- #define SC R DMA 4 CH0 372U
- #define SC R DMA 4 CH1 373U
- #define SC\_R\_DMA\_4\_CH2 374U
- #define SC R DMA 4 CH3 375U
- #define SC R DMA 4 CH4 376U
- #define SC\_R\_ISI\_CH0 377U
- #define SC R ISI CH1 378U
- #define SC\_R\_ISI\_CH2 379U
- #define SC\_R\_ISI\_CH3 380U
- #define SC\_R\_ISI\_CH4 381U
- #define SC R ISI CH5 382U
- #define SC R ISI CH6 383U
- #define SC R ISI CH7 384U
- #define SC R MJPEG DEC S0 385U
- #define SC\_R\_MJPEG\_DEC\_30 386U
- #define SC R MJPEG DEC S2 387U
- #define SC\_R\_MJPEG\_DEC\_S3 388U
- #define SC R MJPEG ENC S0 389U
- #define **SC\_R\_MJPEG\_ENC\_S1** 390U
- #define SC\_R\_MJPEG\_ENC\_S2 391U
- #define SC\_R\_MJPEG\_ENC\_S3 392U
- #define SC\_R\_MIPI\_0 393U
- #define SC\_R\_MIPI\_0\_PWM\_0 394U
- #define SC\_R\_MIPI\_0\_I2C\_0 395U
- #define SC\_R\_MIPI\_0\_I2C\_1 396U
- #define SC\_R\_MIPI\_1 397U
- #define SC\_R\_MIPI\_1\_PWM\_0 398U
- #define SC\_R\_MIPI\_1\_I2C\_0 399U
- #define SC\_R\_MIPI\_1\_I2C\_1 400U
- #define SC\_R\_CSI\_0 401U
- #define SC R CSI 0 PWM 0 402U
- #define SC\_R\_CSI\_0\_I2C\_0 403U
- #define SC R CSI 1 404U
- #define SC\_R\_CSI\_1\_PWM\_0 405U
- #define SC R CSI 1 I2C 0 406U
- #define SC R HDMI 407U
- #define SC R HDMI I2S 408U
- #define SC R HDMI I2C 0 409U
- #define SC R HDMI PLL 0 410U
- #define SC R HDMI RX 411U
- #define SC R HDMI RX BYPASS 412U

- #define SC\_R\_HDMI\_RX\_I2C\_0 413U
- #define SC\_R\_ASRC\_0 414U
- #define SC R ESAI 0 415U
- #define SC R SPDIF 0 416U
- #define SC R SPDIF 1 417U
- #define SC\_R\_SAI\_3 418U
- #define SC\_R\_SAI\_4 419U
- #define SC\_R\_SAI\_5 420U
- #define SC\_R\_GPT\_5 421U
- #define SC\_R\_GPT\_6 422U
- #define SC\_R\_GPT\_7 423U
- #define SC\_R\_GPT\_8 424U
- #define SC R GPT 9 425U
- #define SC R GPT 10 426U
- #define SC R DMA 2 CH5 427U
- #define SC R DMA 2 CH6 428U
- #define SC R DMA 2 CH7 429U
- #define SC R DMA 2 CH8 430U
- #define SC\_R\_DMA\_2\_CH9 431U
- #define SC R DMA 2 CH10 432U
- #define SC R DMA 2 CH11 433U
- #define SC R DMA 2 CH12 434U
- #define SC R DMA 2 CH13 435U
- #define SC\_R\_DMA\_2\_CH14 436U
- #define SC\_R\_DMA\_2\_CH15 437U
- #define SC\_R\_DMA\_2\_CH16 438U
- #define SC\_R\_DMA\_2\_CH17 439U
- #define SC R DMA 2 CH18 440U
- #define SC R DMA 2 CH19 441U
- #define SC R DMA 2 CH20 442U
- #define SC R DMA 2 CH21 443U
- #define SC R DMA 2 CH22 444U
- #define SC R DMA 2 CH23 445U
- #define SC R DMA 2 CH24 446U
- #define SC R DMA 2 CH25 447U
- #define SC\_R\_DMA\_2\_CH26 448U
- #define SC R DMA 2 CH27 449U
- #define SC\_R\_DMA\_2\_CH28 450U #define SC R DMA 2 CH29 451U
- #define SC\_R\_DMA\_2\_CH30 452U
- #define SC R DMA 2 CH31 453U
- #define SC\_R\_ASRC\_1 454U
- #define SC\_R\_ESAI\_1 455U
- #define SC\_R\_SAI\_6 456U
- #define SC\_R\_SAI\_7 457U
- #define SC\_R\_AMIX 458U
- #define SC\_R\_MQS\_0 459U
- #define SC\_R\_DMA\_3\_CH0 460U
- #define SC R DMA 3 CH1 461U
- #define SC R DMA 3 CH2 462U
- #define SC R DMA 3 CH3 463U
- #define SC R DMA 3 CH4 464U
- #define SC R DMA 3 CH5 465U
- #define SC R DMA 3 CH6 466U #define SC\_R\_DMA\_3\_CH7 467U
- #define SC R DMA 3 CH8 468U
- #define SC R DMA 3 CH9 469U
- #define SC R DMA 3 CH10 470U
- #define SC R DMA 3 CH11 471U
- #define SC R DMA 3 CH12 472U

- #define SC\_R\_DMA\_3\_CH13 473U
- #define SC\_R\_DMA\_3\_CH14 474U
- #define SC R DMA 3 CH15 475U
- #define SC\_R\_DMA\_3\_CH16 476U
- #define SC R DMA 3 CH17 477U
- #define SC\_R\_DMA\_3\_CH18 478U
- #define SC\_R\_DMA\_3\_CH19 479U
- #define SC\_R\_DMA\_3\_CH20 480U
- #define SC\_R\_DMA\_3\_CH21 481U
- #define SC\_R\_DMA\_3\_CH22 482U
- #define SC\_R\_DMA\_3\_CH23 483U
- #define SC\_R\_DMA\_3\_CH24 484U
- #define SC\_R\_DMA\_3\_CH25 485U
- #define SC\_R\_DMA\_3\_CH26 486U
- #define SC R DMA 3 CH27 487U
- #define SC\_R\_DMA\_3\_CH28 488U
- #define SC\_R\_DMA\_3\_CH29 489U
- #define SC\_R\_DMA\_3\_CH30 490U
- #define SC\_R\_DMA\_3\_CH31 491U
- #define SC\_R\_AUDIO\_PLL\_1 492U
- #define SC\_R\_AUDIO\_CLK\_0 493U
- #define SC\_R\_AUDIO\_CLK\_1 494U
- #define SC\_R\_MCLK\_OUT\_0 495U
- #define SC\_R\_MCLK\_OUT\_1 496U
- #define SC\_R\_PMIC\_0 497U
- #define SC\_R\_PMIC\_1 498U
- #define SC\_R\_SECO 499U
- #define SC R CAAM JR1 500U
- #define SC\_R\_CAAM\_JR2 501U
- #define SC R CAAM JR3 502U
- #define SC R SECO MU 2 503U
- #define SC R SECO MU 3 504U
- #define SC R SECO MU 4 505U
- #define SC R HDMI RX PWM 0 506U
- #define SC R A35 507U
- #define SC R A35 0 508U
- #define SC\_R\_A35\_1 509U
- #define SC\_R\_A35\_2 510U
- #define SC R A35 3 511U
- #define SC R DSP 512U
- #define SC R DSP RAM 513U
- #define SC\_R\_CAAM\_JR1\_OUT 514U
- #define SC\_R\_CAAM\_JR2\_OUT 515U
- #define SC\_R\_CAAM\_JR3\_OUT 516U
- #define SC\_R\_VPU\_DEC\_0 517U
- #define SC\_R\_VPU\_ENC\_0 518U
- #define SC\_R\_CAAM\_JR0 519U
- #define SC\_R\_CAAM\_JR0\_OUT 520U
- #define SC R PMIC 2 521U
- #define SC R DBLOGIC 522U
- #define SC R HDMI PLL 1 523U
- #define SC R BOARD R0 524U
- #define SC\_R\_BOARD\_R1 525U
- #define SC\_R\_BOARD\_R2 526U
- #define SC\_R\_BOARD\_R3 527U
- #define SC\_R\_BOARD\_R4 528U
   #define SC\_R\_BOARD\_R5 529U
- #define SC R BOARD R6 530U
- #define SC\_R\_BOARD\_R6 5300
   #define SC\_R\_BOARD\_R7 531U
- #define SC R MJPEG DEC MP 532U

- #define SC\_R\_MJPEG\_ENC\_MP 533U #define SC R VPU TS 0 534U #define SC R VPU MU 0 535U #define SC\_R\_VPU\_MU\_1 536U #define SC R VPU MU 2 537U #define SC R VPU MU 3 538U #define SC R VPU ENC 1 539U #define SC R VPU 540U #define SC R DMA 5 CH0 541U #define SC R DMA 5 CH1 542U #define SC\_R\_DMA\_5\_CH2 543U #define SC R DMA 5 CH3 544U #define SC\_R\_ATTESTATION 545U #define SC R LAST 546U #define SC\_R\_ALL ((sc\_rsrc\_t) UINT16\_MAX) All resources. **Typedefs**  typedef uint8\_t sc\_bool\_t This type is used to store a boolean. typedef uint64\_t sc\_faddr\_t This type is used to store a system (full-size) address. typedef uint8 t sc err t This type is used to indicate error response for most functions. typedef uint16\_t sc\_rsrc\_t This type is used to indicate a resource. typedef uint32\_t sc\_ctrl\_t This type is used to indicate a control. typedef uint16 t sc pad t This type is used to indicate a pad. typedef INT8 TYPE int8 t Type used to declare an 8-bit integer. typedef \_\_INT16\_TYPE\_\_ int16\_t Type used to declare a 16-bit integer. typedef \_\_INT32\_TYPE\_\_ int32\_t Type used to declare a 32-bit integer. typedef \_\_INT64\_TYPE\_\_ int64\_t Type used to declare a 64-bit integer. typedef \_\_UINT8\_TYPE\_\_ uint8\_t Type used to declare an 8-bit unsigned integer. typedef \_\_UINT16\_TYPE\_\_ uint16\_t
  - typedef \_\_UINT64\_TYPE\_\_ uint64\_t

typedef \_\_UINT32\_TYPE\_\_ uint32\_t

Type used to declare a 16-bit unsigned integer.

Type used to declare a 32-bit unsigned integer.

# 10.2.1 Detailed Description

Header file containing types used across multiple service APIs.

### 10.2.2 Macro Definition Documentation

```
10.2.2.1 SC_R_NONE
```

```
#define SC_R_NONE 0xFFF0U
```

Define for ATF/Linux.

Not used by SCFW. Not a valid parameter for any SCFW API calls!

```
10.2.2.2 SC_P_ALL
```

```
#define SC_P_ALL ((sc_pad_t) UINT16_MAX)
```

Define for used to specify all pads.

All pads

# 10.2.3 Typedef Documentation

```
10.2.3.1 sc_rsrc_t
```

```
typedef uint16_t sc_rsrc_t
```

This type is used to indicate a resource.

Resources include peripherals and bus masters (but not memory regions). Note items from list should never be changed or removed (only added to at the end of the list).

```
10.2.3.2 sc_pad_t
```

```
typedef uint16_t sc_pad_t
```

This type is used to indicate a pad.

Valid values are SoC specific.

Refer to the SoC Pad List for valid pad values.

# 10.3 platform/svc/misc/api.h File Reference

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

### **Macros**

#define SC MISC DMA GRP MAX 31U

Max DMA channel priority group.

# Defines for type widths

#define SC\_MISC\_DMA\_GRP\_W 5U
 Width of sc\_misc\_dma\_group\_t.

### Defines for sc misc boot status t

- #define SC\_MISC\_BOOT\_STATUS\_SUCCESS 0U Success.
- #define SC\_MISC\_BOOT\_STATUS\_SECURITY 1U Security violation.

### Defines for sc\_misc\_temp\_t

• #define SC\_MISC\_TEMP 0U

Temp sensor.

#define SC\_MISC\_TEMP\_HIGH 1U

Temp high alarm.

#define SC\_MISC\_TEMP\_LOW 2U

Temp low alarm.

# Defines for $sc\_misc\_bt\_t$

- #define SC\_MISC\_BT\_PRIMARY 0U
  - Primary boot.
- #define SC\_MISC\_BT\_SECONDARY 1U

Secondary boot.

#define SC\_MISC\_BT\_RECOVERY 2U

Recovery boot.

#define SC\_MISC\_BT\_MANUFACTURE 3U

Manufacture boot.

#define SC\_MISC\_BT\_SERIAL 4U

Serial boot.

# **Typedefs**

typedef uint8\_t sc\_misc\_dma\_group\_t

This type is used to store a DMA channel priority group.

• typedef uint8\_t sc\_misc\_boot\_status\_t

This type is used report boot status.

typedef uint8\_t sc\_misc\_temp\_t

This type is used report boot status.

typedef uint8\_t sc\_misc\_bt\_t

This type is used report the boot type.

### **Functions**

### **Control Functions**

• sc\_err\_t sc\_misc\_set\_control (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_ctrl\_t ctrl, uint32\_t val)

This function sets a miscellaneous control value.

sc\_err\_t sc\_misc\_get\_control (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_ctrl\_t ctrl, uint32\_t \*val)

This function gets a miscellaneous control value.

#### **DMA Functions**

sc\_err\_t sc\_misc\_set\_max\_dma\_group (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_misc\_dma\_group\_t max)

This function configures the max DMA channel priority group for a partition.

sc\_err\_t sc\_misc\_set\_dma\_group (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_dma\_group\_t group)

This function configures the priority group for a DMA channel.

#### **Debug Functions**

void sc\_misc\_debug\_out (sc\_ipc\_t ipc, uint8\_t ch)

This function is used output a debug character from the SCU UART.

sc\_err\_t sc\_misc\_waveform\_capture (sc\_ipc\_t ipc, sc\_bool\_t enable)

This function starts/stops emulation waveform capture.

void sc\_misc\_build\_info (sc\_ipc\_t ipc, uint32\_t \*build, uint32\_t \*commit)

This function is used to return the SCFW build info.

void sc\_misc\_api\_ver (sc\_ipc\_t ipc, uint16\_t \*cl\_maj, uint16\_t \*cl\_min, uint16\_t \*sv\_maj, uint16\_t \*sv\_min)

This function is used to return the SCFW API versions.

void sc\_misc\_unique\_id (sc\_ipc\_t ipc, uint32\_t \*id\_l, uint32\_t \*id\_h)

This function is used to return the device's unique ID.

### Other Functions

sc\_err\_t sc\_misc\_set\_ari (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rsrc\_t resource\_mst, uint16\_t ari, sc\_bool\_t enable)

This function configures the ARI match value for PCIe/SATA resources.

void sc\_misc\_boot\_status (sc\_ipc\_t ipc, sc\_misc\_boot\_status\_t status)

This function reports boot status.

• sc err t sc misc boot done (sc ipc t ipc, sc rsrc t cpu)

This function tells the SCFW that a CPU is done booting.

sc\_err\_t sc\_misc\_otp\_fuse\_read (sc\_ipc\_t ipc, uint32\_t word, uint32\_t \*val)

This function reads a given fuse word index.

sc\_err\_t sc\_misc\_otp\_fuse\_write (sc\_ipc\_t ipc, uint32\_t word, uint32\_t val)

This function writes a given fuse word index.

sc\_err\_t sc\_misc\_set\_temp (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_temp\_t temp, int16\_t celsius, int8\_t tenths)

This function sets a temp sensor alarm.

sc\_err\_t sc\_misc\_get\_temp (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_misc\_temp\_t temp, int16\_t \*celsius, int8\_t \*tenths)

This function gets a temp sensor value.

void sc\_misc\_get\_boot\_dev (sc\_ipc\_t ipc, sc\_rsrc\_t \*dev)

This function returns the boot device.

sc\_err\_t sc\_misc\_get\_boot\_type (sc\_ipc\_t ipc, sc\_misc\_bt\_t \*type)

This function returns the boot type.

sc\_err\_t sc\_misc\_get\_boot\_container (sc\_ipc\_t ipc, uint8\_t \*idx)

This function returns the boot container index.

void sc misc get button status (sc ipc t ipc, sc bool t \*status)

This function returns the current status of the ON/OFF button.

sc\_err\_t sc\_misc\_rompatch\_checksum (sc\_ipc\_t ipc, uint32\_t \*checksum)

This function returns the ROM patch checksum.

• sc err t sc misc board ioctl (sc ipc t ipc, uint32 t \*parm1, uint32 t \*parm2, uint32 t \*parm3)

This function calls the board IOCTL function.

# 10.3.1 Detailed Description

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

# 10.4 platform/svc/irq/api.h File Reference

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

### **Macros**

#define SC\_IRQ\_NUM\_GROUP 7U
 Number of groups.

### Defines for sc\_irq\_group\_t

- #define SC\_IRQ\_GROUP\_TEMP 0U
  - Temp interrupts.
- #define SC\_IRQ\_GROUP\_WDOG 1U

Watchdog interrupts.

#define SC\_IRQ\_GROUP\_RTC 2U

RTC interrupts.

#define SC\_IRQ\_GROUP\_WAKE 3U

Wakeup interrupts.

#define SC\_IRQ\_GROUP\_SYSCTR 4U

System counter interrupts.

• #define SC\_IRQ\_GROUP\_REBOOTED 5U

Partition reboot complete.

#define SC\_IRQ\_GROUP\_REBOOT 6U

Partition reboot starting.

### Defines for sc\_irq\_temp\_t

#define SC\_IRQ\_TEMP\_HIGH (1UL << 0U)</li>

Temp alarm interrupt.

• #define SC\_IRQ\_TEMP\_CPU0\_HIGH (1UL << 1U)

CPU0 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_CPU1\_HIGH (1UL << 2U)</li>

CPU1 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_GPU0\_HIGH (1UL << 3U)</li>

GPU0 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_GPU1\_HIGH (1UL << 4U)</li>

GPU1 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_DRC0\_HIGH (1UL << 5U)</li>

DRC0 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_DRC1\_HIGH (1UL << 6U)</li>

DRC1 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_VPU\_HIGH (1UL << 7U)</li>

DRC1 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_PMIC0\_HIGH (1UL << 8U)</li>

PMIC0 temp alarm interrupt.

#define SC\_IRQ\_TEMP\_PMIC1\_HIGH (1UL << 9U)</li>

```
PMIC1 temp alarm interrupt.

    #define SC_IRQ_TEMP_LOW (1UL << 10U)</li>

     Temp alarm interrupt.

    #define SC_IRQ_TEMP_CPU0_LOW (1UL << 11U)</li>

     CPU0 temp alarm interrupt.

    #define SC IRQ TEMP CPU1 LOW (1UL << 12U)</li>

     CPU1 temp alarm interrupt.

    #define SC IRQ TEMP GPU0 LOW (1UL << 13U)</li>

     GPU0 temp alarm interrupt.
• #define SC_IRQ_TEMP_GPU1_LOW (1UL << 14U)
     GPU1 temp alarm interrupt.

    #define SC_IRQ_TEMP_DRC0_LOW (1UL << 15U)</li>

     DRC0 temp alarm interrupt.

    #define SC_IRQ_TEMP_DRC1_LOW (1UL << 16U)</li>

     DRC1 temp alarm interrupt.

    #define SC_IRQ_TEMP_VPU_LOW (1UL << 17U)</li>

     DRC1 temp alarm interrupt.

    #define SC_IRQ_TEMP_PMIC0_LOW (1UL << 18U)</li>

     PMIC0 temp alarm interrupt.

    #define SC_IRQ_TEMP_PMIC1_LOW (1UL << 19U)</li>

     PMIC1 temp alarm interrupt.

    #define SC_IRQ_TEMP_PMIC2_HIGH (1UL << 20U)</li>

     PMIC2 temp alarm interrupt.

    #define SC IRQ TEMP PMIC2 LOW (1UL << 21U)</li>

     PMIC2 temp alarm interrupt.
```

# Defines for sc\_irq\_wdog\_t

 #define SC\_IRQ\_WDOG (1U << 0U)</li> Watchdog interrupt.

### Defines for sc\_irq\_rtc\_t

 #define SC IRQ RTC (1U << 0U)</li> RTC interrupt.

### Defines for sc\_irq\_wake\_t

#define SC IRQ BUTTON (1U << 0U)</li>

Button interrupt.

#define SC IRQ PAD (1U << 1U)</li>

Pad wakeup.

#define SC IRQ USR1 (1U << 2U)</li>

User defined 1.

#define SC\_IRQ\_USR2 (1U << 3U)</li>

User defined 2.

#define SC\_IRQ\_BC\_PAD (1U << 4U)</li>

Pad wakeup (broadcast to all partitions)

#define SC\_IRQ\_SW\_WAKE (1U << 5U)</li>

Software requested wake.

#define SC\_IRQ\_SECVIO (1U << 6U)</li>

Security violation.

# Defines for sc irq sysctr t

 #define SC\_IRQ\_SYSCTR (1U << 0U)</li> SYSCTR interrupt.

# **Typedefs**

• typedef uint8\_t sc\_irq\_group\_t

This type is used to declare an interrupt group.

typedef uint8\_t sc\_irq\_temp\_t

This type is used to declare a bit mask of temp interrupts.

typedef uint8\_t sc\_irq\_wdog\_t

This type is used to declare a bit mask of watchdog interrupts.

typedef uint8\_t sc\_irq\_rtc\_t

This type is used to declare a bit mask of RTC interrupts.

typedef uint8\_t sc\_irq\_wake\_t

This type is used to declare a bit mask of wakeup interrupts.

### **Functions**

- sc\_err\_t sc\_irq\_enable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t mask, sc\_bool\_t enable)

  This function enables/disables interrupts.
- sc\_err\_t sc\_irq\_status (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t \*status)

This function returns the current interrupt status (regardless if masked).

### 10.4.1 Detailed Description

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

# 10.5 platform/svc/pad/api.h File Reference

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

# **Macros**

# Defines for type widths

#define SC\_PAD\_MUX\_W 3U
 Width of mux parameter.

# Defines for sc\_pad\_config\_t

- #define SC\_PAD\_CONFIG\_NORMAL 0U Normal.
- #define SC PAD CONFIG OD 1U

Open Drain

#define SC\_PAD\_CONFIG\_OD\_IN 2U

Open Drain and input.

#define SC\_PAD\_CONFIG\_OUT\_IN 3U

Output and input.

### Defines for sc\_pad\_iso\_t

#define SC\_PAD\_ISO\_OFF 0U

ISO latch is transparent.

#define SC\_PAD\_ISO\_EARLY 1U

Follow EARLY\_ISO.

#define SC\_PAD\_ISO\_LATE 2U

Follow LATE ISO.

#define SC\_PAD\_ISO\_ON 3U

ISO latched data is held.

### Defines for sc\_pad\_28fdsoi\_dse\_t

#define SC\_PAD\_28FDSOI\_DSE\_18V\_1MA 0U
 Drive strength of 1mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_2MA 1U

Drive strength of 2mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_4MA 2U

Drive strength of 4mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_6MA 3U

Drive strength of 6mA for 1.8v.

• #define SC PAD 28FDSOI DSE 18V 8MA 4U

Drive strength of 8mA for 1.8v.

#define SC PAD 28FDSOI DSE 18V 10MA 5U

Drive strength of 10mA for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_18V\_12MA 6U

Drive strength of 12mA for 1.8v.

#define SC PAD 28FDSOI DSE 18V HS 7U

High-speed drive strength for 1.8v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_2MA 0U

Drive strength of 2mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_4MA 1U

Drive strength of 4mA for 3.3v.

• #define SC\_PAD\_28FDSOI\_DSE\_33V\_8MA 2U

Drive strength of 8mA for 3.3v.

#define SC\_PAD\_28FDSOI\_DSE\_33V\_12MA 3U

Drive strength of 12mA for 3.3v.

#define SC PAD 28FDSOI DSE DV HIGH 0U

High drive strength for dual volt.

#define SC\_PAD\_28FDSOI\_DSE\_DV\_LOW 1U

Low drive strength for dual volt.

### Defines for sc pad 28fdsoi ps t

• #define SC\_PAD\_28FDSOI\_PS\_KEEPER 0U

Bus-keeper (only valid for 1.8v)

#define SC PAD 28FDSOI PS PU 1U

Pull-up.

#define SC\_PAD\_28FDSOI\_PS\_PD 2U

Pull-down.

#define SC\_PAD\_28FDSOI\_PS\_NONE 3U

No pull (disabled)

### Defines for sc\_pad\_28fdsoi\_pus\_t

- #define SC\_PAD\_28FDSOI\_PUS\_30K\_PD 0U
  - 30K pull-down
- #define SC\_PAD\_28FDSOI\_PUS\_100K\_PU 1U

100K pull-up

#define SC\_PAD\_28FDSOI\_PUS\_3K\_PU 2U

3K pull-up

• #define SC\_PAD\_28FDSOI\_PUS\_30K\_PU 3U

30K pull-up

# Defines for sc pad wakeup t

- #define SC\_PAD\_WAKEUP\_OFF 0U
- #define SC PAD WAKEUP CLEAR 1U

Clears pending flag.

• #define SC\_PAD\_WAKEUP\_LOW\_LVL 4U

Low level.

#define SC\_PAD\_WAKEUP\_FALL\_EDGE 5U

Falling edge.

#define SC\_PAD\_WAKEUP\_RISE\_EDGE 6U

Rising edge.

#define SC\_PAD\_WAKEUP\_HIGH\_LVL 7U
 High-level.

# **Typedefs**

typedef uint8\_t sc\_pad\_config\_t

This type is used to declare a pad config.

typedef uint8\_t sc\_pad\_iso\_t

This type is used to declare a pad low-power isolation config.

• typedef uint8\_t sc\_pad\_28fdsoi\_dse\_t

This type is used to declare a drive strength.

typedef uint8\_t sc\_pad\_28fdsoi\_ps\_t

This type is used to declare a pull select.

typedef uint8\_t sc\_pad\_28fdsoi\_pus\_t

This type is used to declare a pull-up select.

typedef uint8 t sc pad wakeup t

This type is used to declare a wakeup mode of a pad.

# **Functions**

# **Generic Functions**

- sc\_err\_t sc\_pad\_set\_mux (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t mux, sc\_pad\_config\_t config, sc\_pad\_iso\_t iso)

  This function configures the mux settings for a pad.
- sc\_err\_t sc\_pad\_get\_mux (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*mux, sc\_pad\_config\_t \*config, sc\_pad\_iso\_t \*iso)

This function gets the mux settings for a pad.

```
• sc_err_t sc_pad_set_gp (sc_ipc_t ipc, sc_pad_t pad, uint32_t ctrl)
```

This function configures the general purpose pad control.

sc\_err\_t sc\_pad\_get\_gp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t \*ctrl)

This function gets the general purpose pad control.

sc\_err\_t sc\_pad\_set\_wakeup (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_wakeup\_t wakeup)

This function configures the wakeup mode of the pad.

• sc\_err\_t sc\_pad\_get\_wakeup (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_wakeup\_t \*wakeup)

This function gets the wakeup mode of a pad.

 sc\_err\_t sc\_pad\_set\_all (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t mux, sc\_pad\_config\_t config, sc\_pad\_iso\_t iso, uint32\_t ctrl, sc\_pad\_wakeup\_t wakeup)

This function configures a pad.

sc\_err\_t sc\_pad\_get\_all (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*mux, sc\_pad\_config\_t \*config, sc\_pad\_iso\_t \*iso, uint32\_t \*ctrl, sc\_pad\_wakeup\_t \*wakeup)

This function gets a pad's config.

# **SoC Specific Functions**

sc\_err\_t sc\_pad\_set (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t val)

This function configures the settings for a pad.

sc\_err\_t sc\_pad\_get (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t \*val)

This function gets the settings for a pad.

sc\_err\_t sc\_pad\_config (sc\_ipc\_t ipc, sc\_pad\_t pad, uint32\_t val)

This function writes a configuration register.

### **Technology Specific Functions**

sc\_err\_t sc\_pad\_set\_gp\_28fdsoi (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t dse, sc\_pad\_28fdsoi\_ps\_t ps)

This function configures the pad control specific to 28FDSOI.

sc\_err\_t sc\_pad\_get\_gp\_28fdsoi (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t \*dse, sc\_pad\_28fdsoi\_ps\_t \*ps)

This function gets the pad control specific to 28FDSOI.

• sc\_err\_t sc\_pad\_set\_gp\_28fdsoi\_hsic (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t dse, sc\_bool\_t hys, sc\_pad\_28fdsoi\_pus\_t pus, sc\_bool\_t pke, sc\_bool\_t pue)

This function configures the pad control specific to 28FDSOI.

sc\_err\_t sc\_pad\_get\_gp\_28fdsoi\_hsic (sc\_ipc\_t ipc, sc\_pad\_t pad, sc\_pad\_28fdsoi\_dse\_t \*dse, sc\_bool\_t \*hys, sc\_pad\_28fdsoi\_pus\_t \*pus, sc\_bool\_t \*pke, sc\_bool\_t \*pue)

This function gets the pad control specific to 28FDSOI.

• sc\_err\_t sc\_pad\_set\_gp\_28fdsoi\_comp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t compen, sc\_bool\_t fastfrz, uint8\_t rasrcp, uint8\_t rasrcp, uint8\_t rasrcp, sc\_bool\_t nasrc\_sel, sc\_bool\_t psw\_ovr)

This function configures the compensation control specific to 28FDSOI.

sc\_err\_t sc\_pad\_get\_gp\_28fdsoi\_comp (sc\_ipc\_t ipc, sc\_pad\_t pad, uint8\_t \*compen, sc\_bool\_t \*fastfrz, uint8\_t \*rasrcp, uint8\_t \*r

This function gets the compensation control specific to 28FDSOI.

### 10.5.1 Detailed Description

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

# 10.6 platform/svc/pm/api.h File Reference

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

### **Macros**

### Defines for type widths

```
• #define SC_PM_POWER_MODE_W 2U
```

Width of sc\_pm\_power\_mode\_t.

#define SC\_PM\_CLOCK\_MODE\_W 3U

Width of sc\_pm\_clock\_mode\_t.

#define SC\_PM\_RESET\_TYPE\_W 2U

Width of sc\_pm\_reset\_type\_t.

#define SC\_PM\_RESET\_REASON\_W 4U

Width of sc\_pm\_reset\_reason\_t.

### **Defines for ALL parameters**

#define SC\_PM\_CLK\_ALL ((sc\_pm\_clk\_t) UINT8\_MAX)
 All clocks.

# Defines for sc\_pm\_power\_mode\_t

#define SC\_PM\_PW\_MODE\_OFF 0U

Power off.

#define SC\_PM\_PW\_MODE\_STBY 1U

Power in standby.

• #define SC\_PM\_PW\_MODE\_LP 2U

Power in low-power.

#define SC\_PM\_PW\_MODE\_ON 3U

Power on.

### Defines for sc\_pm\_clk\_t

#define SC\_PM\_CLK\_SLV\_BUS 0U

Slave bus clock.

• #define SC\_PM\_CLK\_MST\_BUS 1U

Master bus clock.

• #define SC\_PM\_CLK\_PER 2U

Peripheral clock.

#define SC\_PM\_CLK\_PHY 3U

Phy clock.

• #define SC\_PM\_CLK\_MISC 4U

Misc clock.

#define SC\_PM\_CLK\_MISC0 0U

Misc 0 clock.

• #define SC\_PM\_CLK\_MISC1 1U

Misc 1 clock.

• #define SC\_PM\_CLK\_MISC2 2U

Misc 2 clock.

#define SC\_PM\_CLK\_MISC3 3U

Misc 3 clock.

• #define SC\_PM\_CLK\_MISC4 4U

Misc 4 clock.

#define SC\_PM\_CLK\_CPU 2U

CPU clock.

• #define SC\_PM\_CLK\_PLL 4U

PLL.

#define SC\_PM\_CLK\_BYPASS 4U

Bypass clock.

# Defines for sc pm clk parent t

• #define SC PM PARENT XTAL 0U

Parent is XTAL.

• #define SC\_PM\_PARENT\_PLL0 1U

Parent is PLL0.

#define SC\_PM\_PARENT\_PLL1 2U

Parent is PLL1 or PLL0/2.

#define SC PM PARENT PLL2 3U

Parent in PLL2 or PLL0/4.

#define SC\_PM\_PARENT\_BYPS 4U

Parent is a bypass clock.

# Defines for sc\_pm\_reset\_type\_t

#define SC\_PM\_RESET\_TYPE\_COLD 0U

Cold reset.

#define SC\_PM\_RESET\_TYPE\_WARM 1U

Warm reset.

• #define SC\_PM\_RESET\_TYPE\_BOARD 2U

Board reset.

### Defines for sc\_pm\_reset\_reason\_t

• #define SC\_PM\_RESET\_REASON\_POR 0U

Power on reset.

#define SC\_PM\_RESET\_REASON\_JTAG 1U

JTAG reset.

#define SC\_PM\_RESET\_REASON\_SW 2U

Software reset.

#define SC\_PM\_RESET\_REASON\_WDOG 3U

Partition watchdog reset.

• #define SC\_PM\_RESET\_REASON\_LOCKUP 4U

SCU lockup reset.

#define SC\_PM\_RESET\_REASON\_SNVS 5U

SNVS reset.

• #define SC\_PM\_RESET\_REASON\_TEMP 6U

Temp panic reset.

#define SC\_PM\_RESET\_REASON\_MSI 7U

MSI reset.

#define SC\_PM\_RESET\_REASON\_UECC 8U

ECC reset.

#define SC\_PM\_RESET\_REASON\_SCFW\_WDOG 9U

SCFW watchdog reset.

#define SC\_PM\_RESET\_REASON\_ROM\_WDOG 10U

SCU ROM watchdog reset.

#define SC\_PM\_RESET\_REASON\_SECO 11U

SECO reset.

#define SC PM RESET REASON SCFW FAULT 12U

SCFW fault reset.

#define SC\_PM\_RESET\_REASON\_V2X\_DEBUG 13U

V2X debug switch.

# Defines for sc\_pm\_sys\_if\_t

#define SC PM SYS IF INTERCONNECT 0U

System interconnect.

#define SC\_PM\_SYS\_IF\_MU 1U

AP -> SCU message units.

#define SC\_PM\_SYS\_IF\_OCMEM 2U

On-chip memory (ROM/OCRAM)

#define SC\_PM\_SYS\_IF\_DDR 3U

DDR memory.

### Defines for sc\_pm\_wake\_src\_t

• #define SC PM WAKE SRC NONE 0U

No wake source, used for self-kill.

• #define SC\_PM\_WAKE\_SRC\_SCU 1U

Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)

#define SC\_PM\_WAKE\_SRC\_IRQSTEER 2U

Wakeup from IRQSTEER to resume CPU (GIC powered down)

#define SC\_PM\_WAKE\_SRC\_IRQSTEER\_GIC 3U

Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)

#define SC PM WAKE SRC GIC 4U

Wakeup from GIC to wake CPU.

# **Typedefs**

typedef uint8 t sc pm power mode t

This type is used to declare a power mode.

typedef uint8\_t sc\_pm\_clk\_t

This type is used to declare a clock.

typedef uint8\_t sc\_pm\_clk\_parent\_t

This type is used to declare the clock parent.

typedef uint32\_t sc\_pm\_clock\_rate\_t

This type is used to declare clock rates.

typedef uint8\_t sc\_pm\_reset\_type\_t

This type is used to declare a desired reset type.

typedef uint8\_t sc\_pm\_reset\_reason\_t

This type is used to declare a reason for a reset.

typedef uint8\_t sc\_pm\_sys\_if\_t

This type is used to specify a system-level interface to be power managed.

typedef uint8\_t sc\_pm\_wake\_src\_t

This type is used to specify a wake source for CPU resources.

### **Functions**

#### **Power Functions**

sc\_err\_t sc\_pm\_set\_sys\_power\_mode (sc\_ipc\_t ipc, sc\_pm\_power\_mode\_t mode)

This function sets the system power mode.

• sc\_err\_t sc\_pm\_set\_partition\_power\_mode (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode)

This function sets the power mode of a partition.

• sc\_err\_t sc\_pm\_get\_sys\_power\_mode (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t \*mode)

This function gets the power mode of a partition.

sc\_err\_t sc\_pm\_partition\_wake (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function sends a wake interrupt to a partition.

- sc\_err\_t sc\_pm\_set\_resource\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)

  This function sets the power mode of a resource.
- sc\_err\_t sc\_pm\_set\_resource\_power\_mode\_all (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode, sc\_rsrc\_t exclude)

This function sets the power mode for all the resources owned by a child partition.

- sc\_err\_t sc\_pm\_get\_resource\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t \*mode)
   This function gets the power mode of a resource.
- sc\_err\_t sc\_pm\_req\_low\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)

This function specifies the low power mode some of the resources can enter based on their state.

 sc\_err\_t sc\_pm\_req\_cpu\_low\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode, sc\_pm\_wake\_src\_t wake\_src)

This function requests low-power mode entry for CPU/cluster resources.

sc\_err\_t sc\_pm\_set\_cpu\_resume\_addr (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_faddr\_t address)

This function is used to set the resume address of a CPU.

- sc\_err\_t sc\_pm\_set\_cpu\_resume (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t isPrimary, sc\_faddr\_t address)

  This function is used to set parameters for CPU resume from low-power mode.
- sc\_err\_t sc\_pm\_req\_sys\_if\_power\_mode (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_sys\_if\_t sys\_
   if, sc\_pm\_power\_mode\_t lpm)

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

### Clock/PLL Functions

- sc\_err\_t sc\_pm\_set\_clock\_rate (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clock\_rate\_t \*rate)

  This function sets the rate of a resource's clock/PLL.
- sc\_err\_t sc\_pm\_get\_clock\_rate (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clock\_rate\_t \*rate)

  This function gets the rate of a resource's clock/PLL.
- sc\_err\_t sc\_pm\_clock\_enable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_bool\_t enable, sc\_bool\_t autog)

This function enables/disables a resource's clock.

sc\_err\_t sc\_pm\_set\_clock\_parent (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clk\_parent\_t parent)

This function sets the parent of a resource's clock.

sc\_err\_t sc\_pm\_get\_clock\_parent (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_pm\_clk\_t clk, sc\_pm\_clk\_parent\_t \*parent)

This function gets the parent of a resource's clock.

### **Reset Functions**

sc\_err\_t sc\_pm\_reset (sc\_ipc\_t ipc, sc\_pm\_reset\_type\_t type)

This function is used to reset the system.

• sc err t sc pm reset reason (sc ipc t ipc, sc pm reset reason t \*reason)

This function gets a caller's reset reason.

sc err t sc pm get reset part (sc ipc t ipc, sc rm pt t \*pt)

This function gets the partition that caused a reset.

sc\_err\_t sc\_pm\_boot (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rsrc\_t resource\_cpu, sc\_faddr\_t boot\_addr, sc\_rsrc\_t resource\_mu, sc\_rsrc\_t resource\_dev)

This function is used to boot a partition.

• sc\_err\_t sc\_pm\_set\_boot\_parm (sc\_ipc\_t ipc, sc\_rsrc\_t resource\_cpu, sc\_faddr\_t boot\_addr, sc\_rsrc\_t resource\_mu, sc\_rsrc\_t resource\_dev)

This function is used to change the boot parameters for a partition.

void sc pm reboot (sc ipc t ipc, sc pm reset type t type)

This function is used to reboot the caller's partition.

sc\_err\_t sc\_pm\_reboot\_partition (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pm\_reset\_type\_t type)

This function is used to reboot a partition.

sc\_err\_t sc\_pm\_reboot\_continue (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function is used to continue the reboot a partition.

sc\_err\_t sc\_pm\_cpu\_start (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t enable, sc\_faddr\_t address)

This function is used to start/stop a CPU.

void sc\_pm\_cpu\_reset (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_faddr\_t address)

This function is used to reset a CPU.

sc\_err\_t sc\_pm\_resource\_reset (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function is used to reset a peripheral.

sc\_bool\_t sc\_pm\_is\_partition\_started (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function returns a bool indicating if a partition was started.

### 10.6.1 Detailed Description

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

# 10.7 platform/svc/seco/api.h File Reference

Header file containing the public API for the System Controller (SC) Security (SECO) function.

# **Macros**

### Defines for sc\_seco\_auth\_cmd\_t

#define SC SECO AUTH CONTAINER 0U

Authenticate container.

#define SC\_SECO\_VERIFY\_IMAGE 1U

Verify image.

#define SC\_SECO\_REL\_CONTAINER 2U

Release container.

#define SC SECO AUTH SECO FW 3U

SECO Firmware.

#define SC\_SECO\_AUTH\_HDMI\_TX\_FW 4U

HDMI TX Firmware.

• #define SC SECO AUTH HDMI RX FW 5U

HDMI RX Firmware.

#define SC SECO EVERIFY IMAGE 6U

Enhanced verify image.

### Defines for seco\_rng\_stat\_t

- #define SC\_SECO\_RNG\_STAT\_INPROGRESS 1U Initialization is on-going.
- #define SC\_SECO\_RNG\_STAT\_READY 2U
   Initialized.

# **Typedefs**

· typedef uint8 t sc seco auth cmd t

This type is used to issue SECO authenticate commands.

• typedef uint32\_t sc\_seco\_rng\_stat\_t

This type is used to return the RNG initialization status.

#### **Functions**

# **Image Functions**

sc\_err\_t sc\_seco\_image\_load (sc\_ipc\_t ipc, sc\_faddr\_t addr\_src, sc\_faddr\_t addr\_dst, uint32\_t len, sc\_bool\_t fw)

This function loads a SECO image.

• sc err t sc seco authenticate (sc ipc t ipc, sc seco auth cmd t cmd, sc faddr t addr)

This function is used to authenticate a SECO image or command.

sc\_err\_t sc\_seco\_enh\_authenticate (sc\_ipc\_t ipc, sc\_seco\_auth\_cmd\_t cmd, sc\_faddr\_t addr, uint32\_t mask1, uint32\_t mask2)

This function is used to authenticate a SECO image or command.

### **Lifecycle Functions**

sc\_err\_t sc\_seco\_forward\_lifecycle (sc\_ipc\_t ipc, uint32\_t change)

This function updates the lifecycle of the device.

• sc err t sc seco return lifecycle (sc ipc t ipc, sc faddr t addr)

This function updates the lifecycle to one of the return lifecycles.

sc\_err\_t sc\_seco\_commit (sc\_ipc\_t ipc, uint32\_t \*info)

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

### **Attestation Functions**

• sc\_err\_t sc\_seco\_attest\_mode (sc\_ipc\_t ipc, uint32\_t mode)

This function is used to set the attestation mode.

sc\_err\_t sc\_seco\_attest (sc\_ipc\_t ipc, uint64\_t nonce)

This function is used to request attestation.

• sc\_err\_t sc\_seco\_get\_attest\_pkey (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to retrieve the attestation public key.

sc\_err\_t sc\_seco\_get\_attest\_sign (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to retrieve attestation signature and parameters.

sc\_err\_t sc\_seco\_attest\_verify (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function is used to verify attestation.

### **Key Functions**

sc\_err\_t sc\_seco\_gen\_key\_blob (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t load\_addr, sc\_faddr\_t export\_addr, uint16 t max size)

This function is used to generate a SECO key blob.

sc\_err\_t sc\_seco\_load\_key (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t addr)

This function is used to load a SECO key.

### **Manufacturing Protection Functions**

sc\_err\_t sc\_seco\_get\_mp\_key (sc\_ipc\_t ipc, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)

This function is used to get the manufacturing protection public key.

• sc\_err\_t sc\_seco\_update\_mpmr (sc\_ipc\_t ipc, sc\_faddr\_t addr, uint8\_t size, uint8\_t lock)

This function is used to update the manufacturing protection message register.

 sc\_err\_t sc\_seco\_get\_mp\_sign (sc\_ipc\_t ipc, sc\_faddr\_t msg\_addr, uint16\_t msg\_size, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)

This function is used to get the manufacturing protection signature.

### **Debug Functions**

void sc\_seco\_build\_info (sc\_ipc\_t ipc, uint32\_t \*version, uint32\_t \*commit)

This function is used to return the SECO FW build info.

• sc\_err\_t sc\_seco\_chip\_info (sc\_ipc\_t ipc, uint16\_t \*lc, uint16\_t \*monotonic, uint32\_t \*uid\_l, uint32\_t \*uid\_h)

This function is used to return SECO chip info.

sc\_err\_t sc\_seco\_enable\_debug (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function securely enables debug.

• sc\_err\_t sc\_seco\_get\_event (sc\_ipc\_t ipc, uint8\_t idx, uint32\_t \*event)

This function is used to return an event from the SECO error log.

#### **Miscellaneous Functions**

sc err t sc seco fuse write (sc ipc t ipc, sc faddr t addr)

This function securely writes a group of fuse words.

sc\_err\_t sc\_seco\_patch (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function applies a patch.

sc err t sc seco set mono counter partition (sc ipc t ipc, uint16 t \*she)

This function partitions the monotonic counter.

• sc\_err\_t sc\_seco\_set\_fips\_mode (sc\_ipc\_t ipc, uint8\_t mode, uint32\_t \*reason)

This function configures the SECO in FIPS mode.

sc err t sc seco start rng (sc ipc t ipc, sc seco rng stat t \*status)

This function starts the random number generator.

sc\_err\_t sc\_seco\_sab\_msg (sc\_ipc\_t ipc, sc\_faddr\_t addr)

This function sends a generic signed message to the SECO SHE/HSM components.

sc\_err\_t sc\_seco\_secvio\_enable (sc\_ipc\_t ipc)

This function is used to enable security violation and tamper interrupts.

• sc\_err\_t sc\_seco\_secvio\_config (sc\_ipc\_t ipc, uint8\_t id, uint8\_t access, uint32\_t \*data0, uint32\_t \*data1, uint32\_t \*data2, uint32\_t \*data3, uint32\_t \*data4, uint8\_t size)

This function is used to read/write SNVS security violation and tamper registers.

sc\_err\_t sc\_seco\_secvio\_dgo\_config (sc\_ipc\_t ipc, uint8\_t id, uint8\_t access, uint32\_t \*data)

This function is used to read/write SNVS security violation and tamper DGO registers.

# 10.7.1 Detailed Description

Header file containing the public API for the System Controller (SC) Security (SECO) function.

# 10.8 platform/svc/rm/api.h File Reference

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

### **Macros**

### **Defines for type widths**

```
#define SC_RM_PARTITION_W 5U
Width of sc_rm_pt_t.
#define SC_RM_MEMREG_W 6U
Width of sc_rm_mr_t.
#define SC_RM_DID_W 4U
Width of sc_rm_did_t.
#define SC_RM_SID_W 6U
Width of sc_rm_sid_t.
#define SC_RM_SPA_W 2U
Width of sc_rm_spa_t.
#define SC_RM_PERM_W 3U
Width of sc_rm_perm_t.
#define SC_RM_DET_W 1U
Width of sc_rm_det_t.
#define SC_RM_RMSG_W 4U
```

### **Defines for ALL parameters**

Width of sc\_rm\_rmsg\_t.

```
    #define SC_RM_PT_ALL ((sc_rm_pt_t) UINT8_MAX)
        All partitions.
    #define SC_RM_MR_ALL ((sc_rm_mr_t) UINT8_MAX)
        All memory regions.
```

### Defines for sc rm spa t

```
    #define SC_RM_SPA_PASSTHRU 0U
        Pass through (attribute driven by master)
    #define SC_RM_SPA_PASSSID 1U
        Pass through and output on SID.
    #define SC_RM_SPA_ASSERT 2U
        Assert (force to be secure/privileged)
    #define SC_RM_SPA_NEGATE 3U
        Negate (force to be non-secure/user)
```

### Defines for sc rm perm t

 #define SC\_RM\_PERM\_NONE 0U No access.

```
    #define SC_RM_PERM_SEC_R 1U

     Secure RO.

    #define SC RM PERM SECPRIV RW 2U

     Secure privilege R/W.

    #define SC_RM_PERM_SEC_RW 3U

     Secure R/W.

    #define SC_RM_PERM_NSPRIV_R 4U

     Secure R/W, non-secure privilege RO.

    #define SC RM PERM NS R 5U

     Secure R/W, non-secure RO.

    #define SC_RM_PERM_NSPRIV_RW 6U
```

Secure R/W, non-secure privilege R/W.

#define SC\_RM\_PERM\_FULL 7U

Full access.

# **Typedefs**

typedef uint8\_t sc\_rm\_pt\_t

This type is used to declare a resource partition.

typedef uint8 t sc rm mr t

This type is used to declare a memory region.

typedef uint8\_t sc\_rm\_did\_t

This type is used to declare a resource domain ID used by the isolation HW.

typedef uint16\_t sc\_rm\_sid\_t

This type is used to declare an SMMU StreamID.

typedef uint8\_t sc\_rm\_spa\_t

This type is a used to declare master transaction attributes.

typedef uint8 t sc rm perm t

This type is used to declare a resource/memory region access permission.

typedef uint8\_t sc\_rm\_det\_t

This type is used to indicate memory region transactions should detour to the IEE.

typedef uint8\_t sc\_rm\_rmsg\_t

This type is used to assign an RMSG value to a memory region.

### **Functions**

### **Partition Functions**

```
    sc_err_t sc_rm_partition_alloc (sc_ipc_t ipc, sc_rm_pt_t *pt, sc_bool_t secure, sc_bool_t isolated, sc_bool_t

  restricted, sc_bool_t grant, sc_bool_t coherent)
```

This function requests that the SC create a new resource partition.

sc\_err\_t sc\_rm\_set\_confidential (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_bool\_t retro)

This function makes a partition confidential.

sc\_err\_t sc\_rm\_partition\_free (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt)

This function frees a partition and assigns all resources to the caller.

sc\_rm\_did\_t sc\_rm\_get\_did (sc\_ipc\_t ipc)

This function returns the DID of a partition.

sc\_err\_t sc\_rm\_partition\_static (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_did\_t did)

This function forces a partition to use a specific static DID.

```
    sc_err_t sc_rm_partition_lock (sc_ipc_t ipc, sc_rm_pt_t pt)
```

This function locks a partition.

sc\_err\_t sc\_rm\_get\_partition (sc\_ipc\_t ipc, sc\_rm\_pt\_t \*pt)

This function gets the partition handle of the caller.

sc\_err\_t sc\_rm\_set\_parent (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_pt\_t pt\_parent)

This function sets a new parent for a partition.

sc\_err\_t sc\_rm\_move\_all (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt\_src, sc\_rm\_pt\_t pt\_dst, sc\_bool\_t move\_rsrc, sc\_bool\_t move pads)

This function moves all movable resources/pads owned by a source partition to a destination partition.

#### **Resource Functions**

sc\_err\_t sc\_rm\_assign\_resource (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rsrc\_t resource)

This function assigns ownership of a resource to a partition.

sc\_err\_t sc\_rm\_set\_resource\_movable (sc\_ipc\_t ipc, sc\_rsrc\_t resource\_fst, sc\_rsrc\_t resource\_lst, sc\_bool\_t movable)

This function flags resources as movable or not.

sc\_err\_t sc\_rm\_set\_subsys\_rsrc\_movable (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_bool\_t movable)

This function flags all of a subsystem's resources as movable or not.

sc\_err\_t sc\_rm\_set\_master\_attributes (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_spa\_t sa, sc\_rm\_spa\_t pa, sc\_bool\_t smmu\_bypass)

This function sets attributes for a resource which is a bus master (i.e.

sc\_err\_t sc\_rm\_set\_master\_sid (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_sid\_t sid)

This function sets the StreamID for a resource which is a bus master (i.e.

sc\_err\_t sc\_rm\_set\_peripheral\_permissions (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_pt\_t pt, sc\_rm\_perm\_t perm)

This function sets access permissions for a peripheral resource.

• sc bool t sc rm is resource owned (sc ipc t ipc, sc rsrc t resource)

This function gets ownership status of a resource.

sc\_err\_t sc\_rm\_get\_resource\_owner (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_pt\_t \*pt)

This function is used to get the owner of a resource.

sc\_bool\_t sc\_rm\_is\_resource\_master (sc\_ipc\_t ipc, sc\_rsrc\_t resource)

This function is used to test if a resource is a bus master.

sc bool t sc rm is resource peripheral (sc ipc t ipc, sc rsrc t resource)

This function is used to test if a resource is a peripheral.

sc\_err\_t sc\_rm\_get\_resource\_info (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_rm\_sid\_t \*sid)

This function is used to obtain info about a resource.

### **Memory Region Functions**

- sc\_err\_t sc\_rm\_memreg\_alloc (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

  This function requests that the SC create a new memory region.
- sc\_err\_t sc\_rm\_memreg\_split (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_mr\_t \*mr\_ret, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

This function requests that the SC split an existing memory region.

- sc\_err\_t sc\_rm\_memreg\_frag (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr\_ret, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

  This function requests that the SC fragment a memory region.
- sc err t sc rm memreg free (sc ipc t ipc, sc rm mr t mr)

This function frees a memory region.

- sc\_err\_t sc\_rm\_find\_memreg (sc\_ipc\_t ipc, sc\_rm\_mr\_t \*mr, sc\_faddr\_t addr\_start, sc\_faddr\_t addr\_end)

  Internal SC function to find a memory region.
- sc\_err\_t sc\_rm\_assign\_memreg (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_rm\_mr\_t mr)

This function assigns ownership of a memory region.

- sc\_err\_t sc\_rm\_set\_memreg\_permissions (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_pt\_t pt, sc\_rm\_perm\_t perm)

  This function sets access permissions for a memory region.
- sc\_err\_t sc\_rm\_set\_memreg\_iee (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_rm\_det\_t det, sc\_rm\_rmsg\_t rmsg)

This function configures the IEE parameters for a memory region.

sc\_bool\_t sc\_rm\_is\_memreg\_owned (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr)

This function gets ownership status of a memory region.

sc\_err\_t sc\_rm\_get\_memreg\_info (sc\_ipc\_t ipc, sc\_rm\_mr\_t mr, sc\_faddr\_t \*addr\_start, sc\_faddr\_t \*addr\_← end)

This function is used to obtain info about a memory region.

#### **Pad Functions**

sc\_err\_t sc\_rm\_assign\_pad (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_pad\_t pad)

This function assigns ownership of a pad to a partition.

- sc\_err\_t sc\_rm\_set\_pad\_movable (sc\_ipc\_t ipc, sc\_pad\_t pad\_fst, sc\_pad\_t pad\_lst, sc\_bool\_t movable)
   This function flags pads as movable or not.
- sc\_bool\_t sc\_rm\_is\_pad\_owned (sc\_ipc\_t ipc, sc\_pad\_t pad)

  This function gets ownership status of a pad.

### **Debug Functions**

void sc\_rm\_dump (sc\_ipc\_t ipc)
 This function dumps the RM state for debug.

# 10.8.1 Detailed Description

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.

# 10.9 platform/svc/timer/api.h File Reference

Header file containing the public API for the System Controller (SC) Timer function.

### **Macros**

# Defines for type widths

#define SC\_TIMER\_ACTION\_W 3U
 Width of sc\_timer\_wdog\_action\_t.

# Defines for sc\_timer\_wdog\_action\_t

• #define SC\_TIMER\_WDOG\_ACTION\_PARTITION 0U

Reset partition.

#define SC\_TIMER\_WDOG\_ACTION\_WARM 1U

Warm reset system.

#define SC\_TIMER\_WDOG\_ACTION\_COLD 2U

Cold reset system.

• #define SC\_TIMER\_WDOG\_ACTION\_BOARD 3U

Reset board.

#define SC\_TIMER\_WDOG\_ACTION\_IRQ 4U

Only generate IRQs.

# **Typedefs**

typedef uint8 t sc timer wdog action t

This type is used to configure the watchdog action.

typedef uint32 t sc timer wdog time t

This type is used to declare a watchdog time value in milliseconds.

#### **Functions**

### **Watchdog Functions**

sc err t sc timer set wdog timeout (sc ipc t ipc, sc timer wdog time t timeout)

This function sets the watchdog timeout in milliseconds.

sc err t sc timer set wdog pre timeout (sc ipc t ipc, sc timer wdog time t pre timeout)

This function sets the watchdog pre-timeout in milliseconds.

• sc\_err\_t sc\_timer\_set\_wdog\_window (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t window)

This function sets the watchdog window in milliseconds.

sc\_err\_t sc\_timer\_start\_wdog (sc\_ipc\_t ipc, sc\_bool\_t lock)

This function starts the watchdog.

sc\_err\_t sc\_timer\_stop\_wdog (sc\_ipc\_t ipc)

This function stops the watchdog if it is not locked.

sc\_err\_t sc\_timer\_ping\_wdog (sc\_ipc\_t ipc)

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

sc\_err\_t sc\_timer\_get\_wdog\_status (sc\_ipc\_t ipc, sc\_timer\_wdog\_time\_t \*timeout, sc\_timer\_wdog\_time\_t \*max\_timeout, sc\_timer\_wdog\_time\_t \*remaining\_time)

This function gets the status of the watchdog.

sc\_err\_t sc\_timer\_pt\_get\_wdog\_status (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_bool\_t \*enb, sc\_timer\_wdog\_time\_t \*timeout, sc\_timer\_wdog\_time\_t \*remaining\_time)

This function gets the status of the watchdog of a partition.

sc\_err\_t sc\_timer\_set\_wdog\_action (sc\_ipc\_t ipc, sc\_rm\_pt\_t pt, sc\_timer\_wdog\_action\_t action)

This function configures the action to be taken when a watchdog expires.

### Real-Time Clock (RTC) Functions

• sc\_err\_t sc\_timer\_set\_rtc\_time (sc\_ipc\_t ipc, uint16\_t year, uint8\_t mon, uint8\_t day, uint8\_t hour, uint8\_t min, uint8\_t sec)

This function sets the RTC time.

sc\_err\_t sc\_timer\_get\_rtc\_time (sc\_ipc\_t ipc, uint16\_t \*year, uint8\_t \*mon, uint8\_t \*day, uint8\_t \*hour, uint8\_t \*min, uint8\_t \*sec)

This function gets the RTC time.

sc\_err\_t sc\_timer\_get\_rtc\_sec1970 (sc\_ipc\_t ipc, uint32\_t \*sec)

This function gets the RTC time in seconds since 1/1/1970.

sc\_err\_t sc\_timer\_set\_rtc\_alarm (sc\_ipc\_t ipc, uint16\_t year, uint8\_t mon, uint8\_t day, uint8\_t hour, uint8\_t min, uint8\_t sec)

This function sets the RTC alarm.

• sc err t sc timer set rtc periodic alarm (sc ipc t ipc, uint32 t sec)

This function sets the RTC alarm (periodic mode).

sc\_err\_t sc\_timer\_cancel\_rtc\_alarm (sc\_ipc\_t ipc)

This function cancels the RTC alarm.

sc\_err\_t sc\_timer\_set\_rtc\_calb (sc\_ipc\_t ipc, int8\_t count)

This function sets the RTC calibration value.

# System Counter (SYSCTR) Functions

- sc\_err\_t sc\_timer\_set\_sysctr\_alarm (sc\_ipc\_t ipc, uint64\_t ticks)

  This function sets the SYSCTR alarm.
- sc\_err\_t sc\_timer\_set\_sysctr\_periodic\_alarm (sc\_ipc\_t ipc, uint64\_t ticks)

This function sets the SYSCTR alarm (periodic mode).

sc\_err\_t sc\_timer\_cancel\_sysctr\_alarm (sc\_ipc\_t ipc)

This function cancels the SYSCTR alarm.

# 10.9.1 Detailed Description

Header file containing the public API for the System Controller (SC) Timer function.

240	File Documentation

# Index

ipc.h	sc_pad_get_wakeup, 99
sc_ipc_close, 200	sc_pad_iso_t, 96
sc_ipc_open, 199	sc_pad_set, 102
sc_ipc_read, 200	sc_pad_set_all, 100
sc_ipc_write, 200	sc_pad_set_gp, 98
IRQ: Interrupt Service, 87	sc_pad_set_gp_28fdsoi, 103
sc_irq_enable, 89	sc_pad_set_gp_28fdsoi_comp, 106
sc_irq_status, 90	sc_pad_set_gp_28fdsoi_hsic, 105
	sc pad set mux, 96
MISC: Miscellaneous Service, 73	sc_pad_set_wakeup, 99
sc_misc_api_ver, 79	platform/main/ipc.h, 199
sc_misc_board_ioctl, 86	platform/main/types.h, 201
sc_misc_boot_done, 81	platform/svc/irq/api.h, 221
sc_misc_boot_status, 80	platform/svc/misc/api.h, 218
sc_misc_build_info, 78	platform/svc/pad/api.h, 223
sc_misc_debug_out, 78	platform/svc/pm/api.h, 227
sc_misc_get_boot_container, 85	platform/svc/rm/api.h, 234
sc_misc_get_boot_dev, 84	platform/svc/seco/api.h, 231
sc_misc_get_boot_type, 84	platform/svc/timer/api.h, 237
sc_misc_get_button_status, 85	PM: Power Management Service, 109
sc_misc_get_control, 76	sc_pm_boot, 127
sc_misc_get_temp, 83	sc pm clock enable, 123
sc_misc_otp_fuse_read, 81	sc_pm_cpu_reset, 130
sc_misc_otp_fuse_write, 82	sc_pm_cpu_start, 130
sc_misc_rompatch_checksum, 86	sc_pm_get_clock_parent, 124
sc_misc_set_ari, 80	sc_pm_get_clock_rate, 122
sc_misc_set_control, 75	sc_pm_get_reset_part, 126
sc_misc_set_dma_group, 77	sc_pm_get_resource_power_mode, 110
sc_misc_set_max_dma_group, 76	sc_pm_get_sys_power_mode, 116
sc_misc_set_temp, 82	sc_pm_is_partition_started, 132
sc_misc_unique_id, 79	sc_pm_partition_wake, 116
sc_misc_waveform_capture, 78	sc_pm_power_mode_t, 114
DAD D. LO	sc_pm_power_mode_t, 114 sc_pm_reboot, 128
PAD: Pad Service, 91	sc_pm_reboot_continue, 129
sc_pad_28fdsoi_dse_t, 96	sc pm reboot partition, 129
sc_pad_28fdsoi_ps_t, 96	sc_pm_red_cpu_low_power_mode, 119
sc_pad_28fdsoi_pus_t, 96	
sc_pad_config, 103	sc_pm_req_low_power_mode, 119
sc_pad_config_t, 96	sc_pm_req_sys_if_power_mode, 121
sc_pad_get, 102	sc_pm_reset, 125
sc_pad_get_all, 101	sc_pm_reset_reason, 126
sc_pad_get_gp, 98	sc_pm_resource_reset, 131
sc_pad_get_gp_28fdsoi, 104	sc_pm_set_boot_parm, 127
sc_pad_get_gp_28fdsoi_comp, 107	sc_pm_set_clock_parent, 124
sc_pad_get_gp_28fdsoi_hsic, 105	sc_pm_set_clock_rate, 122
sc pad get mux. 97	sc pm set cpu resume, 121

sc_pm_set_cpu_resume_addr, 120	IRQ: Interrupt Service, 90
sc_pm_set_partition_power_mode, 115	sc_misc_api_ver
sc_pm_set_resource_power_mode, 117	MISC: Miscellaneous Service, 79
sc_pm_set_resource_power_mode_all, 118	sc_misc_board_ioctl
sc_pm_set_sys_power_mode, 115	MISC: Miscellaneous Service, 86
	sc_misc_boot_done
RM: Resource Management Service, 159	MISC: Miscellaneous Service, 81
sc_rm_assign_memreg, 181	sc_misc_boot_status
sc_rm_assign_pad, 184	MISC: Miscellaneous Service, 80
sc_rm_assign_resource, 171	sc_misc_build_info
sc_rm_dump, 186	MISC: Miscellaneous Service, 78
sc_rm_find_memreg, 181	sc_misc_debug_out
sc_rm_get_did, 167	MISC: Miscellaneous Service, 78
sc_rm_get_memreg_info, 184	sc_misc_get_boot_container
sc_rm_get_partition, 169	MISC: Miscellaneous Service, 85
sc_rm_get_resource_info, 177	sc_misc_get_boot_dev
sc_rm_get_resource_owner, 176	MISC: Miscellaneous Service, 84
sc_rm_is_memreg_owned, 183	sc_misc_get_boot_type
sc_rm_is_pad_owned, 186	MISC: Miscellaneous Service, 84
sc_rm_is_resource_master, 176	sc_misc_get_button_status
sc_rm_is_resource_owned, 175	MISC: Miscellaneous Service, 85
sc_rm_is_resource_peripheral, 177	sc_misc_get_control
sc_rm_memreg_alloc, 178	MISC: Miscellaneous Service, 76
sc_rm_memreg_frag, 179	sc_misc_get_temp
sc_rm_memreg_free, 180	MISC: Miscellaneous Service, 83
sc_rm_memreg_split, 179	sc_misc_otp_fuse_read
sc_rm_move_all, 170	MISC: Miscellaneous Service, 81
sc_rm_partition_alloc, 165	
sc_rm_partition_free, 167	sc_misc_otp_fuse_write
sc_rm_partition_lock, 168	MISC: Miscellaneous Service, 82
sc_rm_partition_static, 168	sc_misc_rompatch_checksum
sc_rm_perm_t, 165	MISC: Miscellaneous Service, 86
sc_rm_rmsg_t, 165	sc_misc_set_ari MISC: Miscellaneous Service, 80
sc_rm_set_confidential, 166	
sc_rm_set_master_attributes, 173	sc_misc_set_control
sc_rm_set_master_sid, 174	MISC: Miscellaneous Service, 75
sc_rm_set_memreg_iee, 183	sc_misc_set_dma_group
sc_rm_set_memreg_permissions, 182	MISC: Miscellaneous Service, 77
sc_rm_set_pad_movable, 185	sc_misc_set_max_dma_group
sc_rm_set_parent, 169	MISC: Miscellaneous Service, 76
sc_rm_set_peripheral_permissions, 174	sc_misc_set_temp
sc_rm_set_resource_movable, 172	MISC: Miscellaneous Service, 82
sc_rm_set_subsys_rsrc_movable, 172	sc_misc_unique_id
	MISC: Miscellaneous Service, 79
sc_ipc_close	sc_misc_waveform_capture
ipc.h, 200	MISC: Miscellaneous Service, 78
sc_ipc_open	SC_P_ALL
ipc.h, 199	types.h, 218
sc_ipc_read	sc_pad_28fdsoi_dse_t
ipc.h, 200	PAD: Pad Service, 96
sc_ipc_write	sc_pad_28fdsoi_ps_t
ipc.h, 200	PAD: Pad Service, 96
sc_irq_enable	sc_pad_28fdsoi_pus_t
IRQ: Interrupt Service, 89	PAD: Pad Service, 96
sc_irq_status	sc_pad_config

PAD: Pad Service, 103	PM: Power Management Service, 118
sc_pad_config_t	sc_pm_get_sys_power_mode
PAD: Pad Service, 96	PM: Power Management Service, 116
sc_pad_get	sc_pm_is_partition_started
PAD: Pad Service, 102	PM: Power Management Service, 132
sc_pad_get_all	sc_pm_partition_wake
PAD: Pad Service, 101	PM: Power Management Service, 116
sc_pad_get_gp	sc_pm_power_mode_t
PAD: Pad Service, 98	PM: Power Management Service, 114
sc_pad_get_gp_28fdsoi	sc_pm_reboot
PAD: Pad Service, 104	PM: Power Management Service, 128
sc_pad_get_gp_28fdsoi_comp	sc_pm_reboot_continue
PAD: Pad Service, 107	PM: Power Management Service, 129
sc_pad_get_gp_28fdsoi_hsic	sc_pm_reboot_partition
PAD: Pad Service, 105	PM: Power Management Service, 129
sc_pad_get_mux	sc_pm_req_cpu_low_power_mode
PAD: Pad Service, 97	PM: Power Management Service, 119
sc_pad_get_wakeup	sc_pm_req_low_power_mode
PAD: Pad Service, 99	PM: Power Management Service, 119
<i>,</i>	
sc_pad_iso_t	sc_pm_req_sys_if_power_mode
PAD: Pad Service, 96	PM: Power Management Service, 121
sc_pad_set	sc_pm_reset
PAD: Pad Service, 102	PM: Power Management Service, 125
sc_pad_set_all	sc_pm_reset_reason
PAD: Pad Service, 100	PM: Power Management Service, 126
sc_pad_set_gp	sc_pm_resource_reset
PAD: Pad Service, 98	PM: Power Management Service, 131
sc_pad_set_gp_28fdsoi	sc_pm_set_boot_parm
PAD: Pad Service, 103	PM: Power Management Service, 127
sc_pad_set_gp_28fdsoi_comp	sc_pm_set_clock_parent
PAD: Pad Service, 106	PM: Power Management Service, 124
sc_pad_set_gp_28fdsoi_hsic	sc_pm_set_clock_rate
PAD: Pad Service, 105	PM: Power Management Service, 122
sc_pad_set_mux	sc_pm_set_cpu_resume
PAD: Pad Service, 96	PM: Power Management Service, 121
sc_pad_set_wakeup	sc_pm_set_cpu_resume_addr
PAD: Pad Service, 99	PM: Power Management Service, 120
sc pad t	sc_pm_set_partition_power_mode
types.h, 218	PM: Power Management Service, 115
sc_pm_boot	sc_pm_set_resource_power_mode
PM: Power Management Service, 127	PM: Power Management Service, 117
sc_pm_clock_enable	sc pm set resource power mode all
PM: Power Management Service, 123	PM: Power Management Service, 118
sc_pm_cpu_reset	sc_pm_set_sys_power_mode
PM: Power Management Service, 130	PM: Power Management Service, 115
	SC R NONE
sc_pm_cpu_start	<del></del>
PM: Power Management Service, 130	types.h, 218
sc_pm_get_clock_parent	sc_rm_assign_memreg
PM: Power Management Service, 124	RM: Resource Management Service, 181
sc_pm_get_clock_rate	sc_rm_assign_pad
PM: Power Management Service, 122	RM: Resource Management Service, 184
sc_pm_get_reset_part	sc_rm_assign_resource
PM: Power Management Service, 126	RM: Resource Management Service, 171
sc_pm_get_resource_power_mode	sc_rm_dump

RM: Resource Management Service, 186	RM: Resource Management Service, 182
sc_rm_find_memreg	sc_rm_set_pad_movable
RM: Resource Management Service, 181	RM: Resource Management Service, 185
sc_rm_get_did	sc_rm_set_parent
RM: Resource Management Service, 167	RM: Resource Management Service, 169
sc_rm_get_memreg_info	sc_rm_set_peripheral_permissions
RM: Resource Management Service, 184	RM: Resource Management Service, 174
sc_rm_get_partition	sc_rm_set_resource_movable
RM: Resource Management Service, 169	RM: Resource Management Service, 172
sc_rm_get_resource_info	sc_rm_set_subsys_rsrc_movable
RM: Resource Management Service, 177	RM: Resource Management Service, 172
sc_rm_get_resource_owner	sc_rsrc_t
RM: Resource Management Service, 176	types.h, 218
sc_rm_is_memreg_owned	sc_seco_attest
RM: Resource Management Service, 183	SECO: Security Service, 143
sc_rm_is_pad_owned	sc_seco_attest_mode
RM: Resource Management Service, 186	SECO: Security Service, 142
sc_rm_is_resource_master	sc_seco_attest_verify
RM: Resource Management Service, 176	SECO: Security Service, 145
sc_rm_is_resource_owned	sc_seco_authenticate
RM: Resource Management Service, 175	SECO: Security Service, 138
sc_rm_is_resource_peripheral	sc_seco_build_info
RM: Resource Management Service, 177	SECO: Security Service, 149
sc_rm_memreg_alloc	sc_seco_chip_info
RM: Resource Management Service, 178	SECO: Security Service, 150
sc_rm_memreg_frag	sc_seco_commit
RM: Resource Management Service, 179	SECO: Security Service, 141
sc_rm_memreg_free	sc_seco_enable_debug
RM: Resource Management Service, 180	SECO: Security Service, 150
sc_rm_memreg_split	sc_seco_enh_authenticate
RM: Resource Management Service, 179	SECO: Security Service, 139
sc_rm_move_all	sc_seco_forward_lifecycle
RM: Resource Management Service, 170	SECO: Security Service, 140
sc_rm_partition_alloc	sc_seco_fuse_write
RM: Resource Management Service, 165	SECO: Security Service, 152
sc_rm_partition_free	sc_seco_gen_key_blob
RM: Resource Management Service, 167	SECO: Security Service, 146
sc_rm_partition_lock	sc_seco_get_attest_pkey
RM: Resource Management Service, 168	SECO: Security Service, 143
sc_rm_partition_static	sc_seco_get_attest_sign
RM: Resource Management Service, 168	SECO: Security Service, 144
sc_rm_perm_t	sc_seco_get_event
RM: Resource Management Service, 165	SECO: Security Service, 151
sc_rm_rmsg_t	sc_seco_get_mp_key
RM: Resource Management Service, 165	SECO: Security Service, 147
sc_rm_set_confidential	sc_seco_get_mp_sign
RM: Resource Management Service, 166	SECO: Security Service, 149
sc_rm_set_master_attributes	sc_seco_image_load
RM: Resource Management Service, 173	SECO: Security Service, 137
sc_rm_set_master_sid	sc_seco_load_key
RM: Resource Management Service, 174	SECO: Security Service, 146
sc_rm_set_memreg_iee	sc_seco_patch
RM: Resource Management Service, 183	SECO: Security Service, 152
sc rm set memreg permissions	sc seco return lifecycle

0F00: 0it- 0i 444	TIMED: Times Ormics 100
SECO: Security Service, 141	TIMER: Timer Service, 190
sc_seco_sab_msg	SECO: Security Service, 133
SECO: Security Service, 155	sc_seco_attest, 143
sc_seco_secvio_config	sc_seco_attest_mode, 142
SECO: Security Service, 157	sc_seco_attest_verify, 145
sc_seco_secvio_dgo_config	sc_seco_authenticate, 138
SECO: Security Service, 157	sc_seco_build_info, 149
sc_seco_secvio_enable	sc_seco_chip_info, 150
SECO: Security Service, 156	sc_seco_commit, 141
sc_seco_set_fips_mode	sc_seco_enable_debug, 150
SECO: Security Service, 154	sc_seco_enh_authenticate, 139
sc_seco_set_mono_counter_partition	sc_seco_forward_lifecycle, 140
SECO: Security Service, 153	sc_seco_fuse_write, 152
sc_seco_start_rng	sc_seco_gen_key_blob, 146
SECO: Security Service, 155	sc_seco_get_attest_pkey, 143
sc_seco_update_mpmr	sc_seco_get_attest_sign, 144
SECO: Security Service, 148	sc_seco_get_event, 151
sc_timer_cancel_rtc_alarm	sc_seco_get_mp_key, 147
TIMER: Timer Service, 196	sc_seco_get_mp_sign, 149
sc_timer_cancel_sysctr_alarm	sc_seco_image_load, 137
TIMER: Timer Service, 198	sc_seco_load_key, 146
sc timer get rtc sec1970	sc seco patch, 152
TIMER: Timer Service, 194	sc_seco_return_lifecycle, 141
sc timer get rtc time	sc_seco_sab_msg, 155
TIMER: Timer Service, 194	sc_seco_secvio_config, 157
sc_timer_get_wdog_status	sc_seco_secvio_dgo_config, 157
TIMER: Timer Service, 191	sc_seco_secvio_enable, 156
sc_timer_ping_wdog	sc_seco_set_fips_mode, 154
TIMER: Timer Service, 191	sc_seco_set_mono_counter_partition, 153
sc_timer_pt_get_wdog_status	sc_seco_start_rng, 155
TIMER: Timer Service, 192	sc_seco_update_mpmr, 148
sc_timer_set_rtc_alarm	00_0000_upuato_mpmii, 7 10
TIMER: Timer Service, 195	TIMER: Timer Service, 187
sc_timer_set_rtc_calb	sc_timer_cancel_rtc_alarm, 196
TIMER: Timer Service, 196	sc_timer_cancel_sysctr_alarm, 198
sc_timer_set_rtc_periodic_alarm	sc_timer_get_rtc_sec1970, 194
TIMER: Timer Service, 195	
	sc_timer_get_rtc_time, 194
sc_timer_set_rtc_time	sc_timer_get_wdog_status, 191 sc timer ping wdog, 191
TIMER: Timer Service, 193	,,
sc_timer_set_sysctr_alarm	sc_timer_pt_get_wdog_status, 192
TIMER: Timer Service, 197	sc_timer_set_rtc_alarm, 195
sc_timer_set_sysctr_periodic_alarm	sc_timer_set_rtc_calb, 196
TIMER: Timer Service, 197	sc_timer_set_rtc_periodic_alarm, 195
sc_timer_set_wdog_action	sc_timer_set_rtc_time, 193
TIMER: Timer Service, 192	sc_timer_set_sysctr_alarm, 197
sc_timer_set_wdog_pre_timeout	sc_timer_set_sysctr_periodic_alarm, 197
TIMER: Timer Service, 189	sc_timer_set_wdog_action, 192
sc_timer_set_wdog_timeout	sc_timer_set_wdog_pre_timeout, 189
TIMER: Timer Service, 188	sc_timer_set_wdog_timeout, 188
sc_timer_set_wdog_window	sc_timer_set_wdog_window, 189
TIMER: Timer Service, 189	sc_timer_start_wdog, 190
sc_timer_start_wdog	sc_timer_stop_wdog, 190
TIMER: Timer Service, 190	types.h
sc_timer_stop_wdog	SC_P_ALL, 218

sc\_pad\_t, 218 SC\_R\_NONE, 218 sc\_rsrc\_t, 218