

# System Controller Firmware Porting Guide

NXP

Fri Jun 19 2020 19:05:21



<b>1 Overview</b>	<b>1</b>
1.1 System Initialization and Boot	2
1.2 System Controller Communication	2
1.3 System Controller Services	2
1.3.1 Power Management Service	2
1.3.2 Resource Management Service	3
1.3.3 Pad Configuration Service	3
1.3.4 Timer Service	4
1.3.5 Interrupt Service	4
1.3.6 Security Service	4
1.3.7 Miscellaneous Service	4
<b>2 Disclaimer</b>	<b>5</b>
<b>3 Porting Guide</b>	<b>7</b>
3.1 Release	8
3.2 Build Environment	8
3.3 Tool Chain	8
3.4 Compiling the Code	9
3.4.1 i.MX8QM (QP, some DM) Die Build	9
3.4.2 i.MX8QX (QXP, DX, DXP) Die Build	10
3.4.3 i.MX8DXL Die Build	10
3.4.4 Generic Targets	10
3.5 Production	10
3.6 Porting	10
3.7 Porting Notes	11
3.8 Boot Flow	12
3.8.1 Standard Boot	13
3.8.2 Early Boot	14
3.9 SNVS and SECO	15
3.10 Power Management IC	17
3.11 Testing	18
3.12 Board IOCTL	18
3.13 Debug	19
3.13.1 Logging	19
3.13.2 Debug Monitor	19
3.13.3 JTAG	19
3.13.4 SC WDOG	19
<b>4 Reference Boards</b>	<b>21</b>

4.1 Image Compile . . . . .	21
4.2 Board Initialization . . . . .	21
4.3 Debug Output . . . . .	22
4.4 System Configuration . . . . .	23
4.4.1 Board Parameters . . . . .	23
4.4.2 Pad Configuration . . . . .	23
4.4.3 Resource Availability . . . . .	24
4.4.4 Resource Configuration . . . . .	24
4.4.5 SCU Resources . . . . .	24
4.4.6 Boot Resource Partitioning . . . . .	24
4.4.7 Early CPUs . . . . .	24
4.5 DDR Configuration . . . . .	25
4.5.1 DDR Init by ROM . . . . .	25
4.5.2 DDR Init by SCFW . . . . .	25
4.5.3 DDR Configuration . . . . .	25
4.5.4 RPA Tool . . . . .	27
4.6 Power Management . . . . .	27
4.6.1 PMIC Temperature Sensors . . . . .	28
4.7 Reset and Fault Handling . . . . .	28
4.8 Button Handling . . . . .	28
<b>5 Usage . . . . .</b>	<b>29</b>
5.1 SCFW API . . . . .	29
5.2 Loading . . . . .	29
5.3 Boot Flags . . . . .	29
5.4 CPU Start Address . . . . .	30
5.4.1 Cortex-A Start Address . . . . .	30
5.4.2 Cortex-M Start Address . . . . .	31
5.5 Cortex-M4 DDR Aliasing . . . . .	31
<b>6 Resource Management . . . . .</b>	<b>33</b>
6.1 Partitions . . . . .	33
6.2 Resources . . . . .	34
6.3 Pads . . . . .	35
6.4 Memory Regions . . . . .	35
6.5 SCFW API . . . . .	36
6.6 Hardware Resource/Memory Isolation . . . . .	36
6.7 Example . . . . .	38
<b>7 Power Management . . . . .</b>	<b>41</b>

7.1 Wake from Low Power . . . . .	41
7.1.1 Wake Event Sources . . . . .	41
7.1.2 GIC Wake Events . . . . .	41
7.1.3 IRQSTEER Wake Events . . . . .	42
7.1.4 SCU Wake Events . . . . .	42
7.1.5 Pad Wake Events . . . . .	43
7.2 System Power Off . . . . .	43
7.3 Reset Control . . . . .	43
<b>8 Reset . . . . .</b>	<b>45</b>
8.1 Board Design . . . . .	45
8.2 CPU Reset . . . . .	46
8.3 Partition Reset . . . . .	46
8.3.1 Partition Creation . . . . .	46
8.3.2 Partition Boot . . . . .	47
8.3.3 mkimage . . . . .	47
8.4 Board Reset . . . . .	48
8.5 Watchdog Reset . . . . .	48
8.5.1 Typical Usage . . . . .	49
8.6 Reset Reason . . . . .	49
8.7 Notification . . . . .	49
8.8 AP Reset Scenarios . . . . .	50
8.9 Examples . . . . .	50
8.9.1 AP Independent from M4 . . . . .	50
8.9.2 M4 Boots AP . . . . .	51
8.9.3 AP Boots M4 . . . . .	51
<b>9 Debug Monitor . . . . .</b>	<b>53</b>
<b>10 RPC Protocol . . . . .</b>	<b>55</b>
10.1 Remote Procedure Call . . . . .	55
10.2 Inter-Processor Communication . . . . .	56
10.3 Interrupts . . . . .	56
10.3.1 SCFW to Client Interrupts . . . . .	56
10.3.1.1 Interrupt Service Request . . . . .	56
10.3.1.2 Cortex-M Wake . . . . .	56
10.3.1.3 Cold Boot Flag . . . . .	57
10.3.1.4 Cortex-M Debug Wake . . . . .	57
10.3.2 Client to SCFW Interrupts . . . . .	57
10.3.2.1 RPC/IPC Reset Request . . . . .	57

10.4 Flags/Status	57
10.4.1 SCFW to Client Flags/Status	57
10.5 Porting	58
10.6 API Message Formats	58
10.6.1 sc_pm_set_sys_power_mode()	58
10.6.2 sc_pm_set_partition_power_mode()	59
10.6.3 sc_pm_get_sys_power_mode()	59
10.6.4 sc_pm_partition_wake()	59
10.6.5 sc_pm_set_resource_power_mode()	59
10.6.6 sc_pm_set_resource_power_mode_all()	60
10.6.7 sc_pm_get_resource_power_mode()	60
10.6.8 sc_pm_req_low_power_mode()	60
10.6.9 sc_pm_req_cpu_low_power_mode()	60
10.6.10 sc_pm_set_cpu_resume_addr()	61
10.6.11 sc_pm_set_cpu_resume()	61
10.6.12 sc_pm_req_sys_if_power_mode()	61
10.6.13 sc_pm_set_clock_rate()	61
10.6.14 sc_pm_get_clock_rate()	62
10.6.15 sc_pm_clock_enable()	62
10.6.16 sc_pm_set_clock_parent()	62
10.6.17 sc_pm_get_clock_parent()	63
10.6.18 sc_pm_reset()	63
10.6.19 sc_pm_reset_reason()	63
10.6.20 sc_pm_get_reset_part()	63
10.6.21 sc_pm_boot()	64
10.6.22 sc_pm_set_boot_parm()	64
10.6.23 sc_pm_reboot()	64
10.6.24 sc_pm_reboot_partition()	64
10.6.25 sc_pm_reboot_continue()	65
10.6.26 sc_pm_cpu_start()	65
10.6.27 sc_pm_cpu_reset()	65
10.6.28 sc_pm_resource_reset()	65
10.6.29 sc_pm_is_partition_started()	66
10.6.30 sc_rm_partition_alloc()	66
10.6.31 sc_rm_set_confidential()	66
10.6.32 sc_rm_partition_free()	66
10.6.33 sc_rm_get_did()	67
10.6.34 sc_rm_partition_static()	67
10.6.35 sc_rm_partition_lock()	67

---

10.6.36	sc_rm_get_partition()	67
10.6.37	sc_rm_set_parent()	68
10.6.38	sc_rm_move_all()	68
10.6.39	sc_rm_assign_resource()	68
10.6.40	sc_rm_set_resource_movable()	68
10.6.41	sc_rm_set_subsys_rsrc_movable()	69
10.6.42	sc_rm_set_master_attributes()	69
10.6.43	sc_rm_set_master_sid()	69
10.6.44	sc_rm_set_peripheral_permissions()	69
10.6.45	sc_rm_is_resource_owned()	70
10.6.46	sc_rm_get_resource_owner()	70
10.6.47	sc_rm_is_resource_master()	70
10.6.48	sc_rm_is_resource_peripheral()	70
10.6.49	sc_rm_get_resource_info()	71
10.6.50	sc_rm_memreg_alloc()	71
10.6.51	sc_rm_memreg_split()	71
10.6.52	sc_rm_memreg_frag()	72
10.6.53	sc_rm_memreg_free()	72
10.6.54	sc_rm_find_memreg()	72
10.6.55	sc_rm_assign_memreg()	73
10.6.56	sc_rm_set_memreg_permissions()	73
10.6.57	sc_rm_set_memreg_iee()	73
10.6.58	sc_rm_is_memreg_owned()	73
10.6.59	sc_rm_get_memreg_info()	74
10.6.60	sc_rm_assign_pad()	74
10.6.61	sc_rm_set_pad_movable()	74
10.6.62	sc_rm_is_pad_owned()	74
10.6.63	sc_rm_dump()	75
10.6.64	sc_timer_set_wdog_timeout()	75
10.6.65	sc_timer_set_wdog_pre_timeout()	75
10.6.66	sc_timer_set_wdog_window()	75
10.6.67	sc_timer_start_wdog()	76
10.6.68	sc_timer_stop_wdog()	76
10.6.69	sc_timer_ping_wdog()	76
10.6.70	sc_timer_get_wdog_status()	76
10.6.71	sc_timer_pt_get_wdog_status()	77
10.6.72	sc_timer_set_wdog_action()	77
10.6.73	sc_timer_set_rtc_time()	77
10.6.74	sc_timer_get_rtc_time()	77

---

---

10.6.75 sc_timer_get_rtc_sec1970()	78
10.6.76 sc_timer_set_rtc_alarm()	78
10.6.77 sc_timer_set_rtc_periodic_alarm()	78
10.6.78 sc_timer_cancel_rtc_alarm()	79
10.6.79 sc_timer_set_rtc_calb()	79
10.6.80 sc_timer_set_sysctr_alarm()	79
10.6.81 sc_timer_set_sysctr_periodic_alarm()	79
10.6.82 sc_timer_cancel_sysctr_alarm()	80
10.6.83 sc_pad_set_mux()	80
10.6.84 sc_pad_get_mux()	80
10.6.85 sc_pad_set_gp()	80
10.6.86 sc_pad_get_gp()	81
10.6.87 sc_pad_set_wakeup()	81
10.6.88 sc_pad_get_wakeup()	81
10.6.89 sc_pad_set_all()	81
10.6.90 sc_pad_get_all()	82
10.6.91 sc_pad_set()	82
10.6.92 sc_pad_get()	82
10.6.93 sc_pad_config()	82
10.6.94 sc_pad_set_gp_28fdsoi()	83
10.6.95 sc_pad_get_gp_28fdsoi()	83
10.6.96 sc_pad_set_gp_28fdsoi_hsic()	83
10.6.97 sc_pad_get_gp_28fdsoi_hsic()	84
10.6.98 sc_pad_set_gp_28fdsoi_comp()	84
10.6.99 sc_pad_get_gp_28fdsoi_comp()	84
10.6.100 sc_misc_set_control()	84
10.6.101 sc_misc_get_control()	85
10.6.102 sc_misc_set_max_dma_group()	85
10.6.103 sc_misc_set_dma_group()	85
10.6.104 sc_misc_debug_out()	86
10.6.105 sc_misc_waveform_capture()	86
10.6.106 sc_misc_build_info()	86
10.6.107 sc_misc_api_ver()	86
10.6.108 sc_misc_unique_id()	87
10.6.109 sc_misc_set_ari()	87
10.6.110 sc_misc_boot_status()	87
10.6.111 sc_misc_boot_done()	87
10.6.112 sc_misc_otp_fuse_read()	88
10.6.113 sc_misc_otp_fuse_write()	88

---



---

10.6.114 sc_misc_set_temp()	88
10.6.115 sc_misc_get_temp()	88
10.6.116 sc_misc_get_boot_dev()	89
10.6.117 sc_misc_get_boot_type()	89
10.6.118 sc_misc_get_boot_container()	89
10.6.119 sc_misc_get_button_status()	89
10.6.120 sc_misc_rompatch_checksum()	90
10.6.121 sc_misc_board_ioctl()	90
10.6.122 sc_seco_image_load()	90
10.6.123 sc_seco_authenticate()	91
10.6.124 sc_seco_enh_authenticate()	91
10.6.125 sc_seco_forward_lifecycle()	91
10.6.126 sc_seco_return_lifecycle()	92
10.6.127 sc_seco_commit()	92
10.6.128 sc_seco_attest_mode()	92
10.6.129 sc_seco_attest()	92
10.6.130 sc_seco_get_attest_pkey()	93
10.6.131 sc_seco_get_attest_sign()	93
10.6.132 sc_seco_attest_verify()	93
10.6.133 sc_seco_gen_key_blob()	93
10.6.134 sc_seco_load_key()	94
10.6.135 sc_seco_get_mp_key()	94
10.6.136 sc_seco_update_mpmr()	94
10.6.137 sc_seco_get_mp_sign()	95
10.6.138 sc_seco_build_info()	95
10.6.139 sc_seco_chip_info()	95
10.6.140 sc_seco_enable_debug()	96
10.6.141 sc_seco_get_event()	96
10.6.142 sc_seco_fuse_write()	96
10.6.143 sc_seco_patch()	97
10.6.144 sc_seco_set_mono_counter_partition()	97
10.6.145 sc_seco_set_fips_mode()	97
10.6.146 sc_seco_start_rng()	97
10.6.147 sc_seco_sab_msg()	98
10.6.148 sc_seco_secvio_enable()	98
10.6.149 sc_seco_secvio_config()	98
10.6.150 sc_seco_secvio_dgo_config()	99
10.6.151 sc_irq_enable()	99
10.6.152 sc_irq_status()	99

---

<b>11 Driver errors status</b>	<b>101</b>
<b>12 Deprecated List</b>	<b>103</b>
<b>13 Module Index</b>	<b>105</b>
13.1 Modules . . . . .	105
<b>14 Data Structure Index</b>	<b>107</b>
14.1 Data Structures . . . . .	107
<b>15 File Index</b>	<b>109</b>
15.1 File List . . . . .	109
<b>16 Module Documentation</b>	<b>111</b>
16.1 DRC: DDR Controller Driver . . . . .	111
16.1.1 Detailed Description . . . . .	112
16.1.2 Function Documentation . . . . .	112
16.1.2.1 run_cbt() . . . . .	112
16.1.2.2 ddrc_lpddr4_derate_init() . . . . .	112
16.1.2.3 ddrc_lpddr4_derate_periodic() . . . . .	112
16.1.2.4 RDBI_bit_deskew() . . . . .	114
16.2 GPIO: General-Purpose Input/Output Driver . . . . .	115
16.2.1 Detailed Description . . . . .	115
16.3 GPIO Driver . . . . .	116
16.3.1 Detailed Description . . . . .	117
16.3.2 Typical use case . . . . .	117
16.3.2.1 Input Operation . . . . .	117
16.3.3 Enumeration Type Documentation . . . . .	117
16.3.3.1 gpio_pin_direction_t . . . . .	117
16.3.3.2 gpio_interrupt_mode_t . . . . .	118
16.3.4 Function Documentation . . . . .	118
16.3.4.1 GPIO_PinInit() . . . . .	118
16.3.4.2 GPIO_PinWrite() . . . . .	118
16.3.4.3 GPIO_WritePinOutput() . . . . .	119
16.3.4.4 GPIO_PortSet() . . . . .	119
16.3.4.5 GPIO_SetPinsOutput() . . . . .	120
16.3.4.6 GPIO_PortClear() . . . . .	120
16.3.4.7 GPIO_ClearPinsOutput() . . . . .	120
16.3.4.8 GPIO_PortToggle() . . . . .	120
16.3.4.9 GPIO_PinRead() . . . . .	121
16.3.4.10 GPIO_ReadPinInput() . . . . .	121

---

16.3.4.11 GPIO_PinReadPadStatus()	121
16.3.4.12 GPIO_ReadPadStatus()	122
16.3.4.13 GPIO_PinSetInterruptConfig()	122
16.3.4.14 GPIO_SetPinInterruptConfig()	122
16.3.4.15 GPIO_PortEnableInterrupts()	123
16.3.4.16 GPIO_EnableInterrupts()	123
16.3.4.17 GPIO_PortDisableInterrupts()	123
16.3.4.18 GPIO_DisableInterrupts()	125
16.3.4.19 GPIO_PortGetInterruptFlags()	125
16.3.4.20 GPIO_GetPinsInterruptFlags()	125
16.3.4.21 GPIO_PortClearInterruptFlags()	126
16.3.4.22 GPIO_ClearPinsInterruptFlags()	126
16.4 LPI2C: Low Power Inter-Integrated Circuit Driver	127
16.4.1 Detailed Description	127
16.4.2 Enumeration Type Documentation	127
16.4.2.1 anonymous enum	127
16.5 LPI2C Master Driver	129
16.5.1 Detailed Description	132
16.5.2 Typedef Documentation	132
16.5.2.1 lpi2c_master_transfer_callback_t	132
16.5.3 Enumeration Type Documentation	132
16.5.3.1 anonymous enum	132
16.5.3.2 lpi2c_direction_t	133
16.5.3.3 lpi2c_master_pin_config_t	133
16.5.3.4 lpi2c_host_request_source_t	134
16.5.3.5 lpi2c_host_request_polarity_t	134
16.5.3.6 lpi2c_data_match_config_mode_t	134
16.5.3.7 _lpi2c_master_transfer_flags	135
16.5.4 Function Documentation	135
16.5.4.1 LPI2C_MasterGetDefaultConfig()	135
16.5.4.2 LPI2C_MasterInit()	136
16.5.4.3 LPI2C_MasterDeinit()	137
16.5.4.4 LPI2C_MasterConfigureDataMatch()	137
16.5.4.5 LPI2C_MasterReset()	137
16.5.4.6 LPI2C_MasterEnable()	137
16.5.4.7 LPI2C_MasterGetStatusFlags()	138
16.5.4.8 LPI2C_MasterClearStatusFlags()	138
16.5.4.9 LPI2C_MasterEnableInterrupts()	139
16.5.4.10 LPI2C_MasterDisableInterrupts()	139

---

16.5.4.11 LPI2C_MasterGetEnabledInterrupts()	140
16.5.4.12 LPI2C_MasterEnableDMA()	140
16.5.4.13 LPI2C_MasterGetTxFifoAddress()	141
16.5.4.14 LPI2C_MasterGetRxFifoAddress()	141
16.5.4.15 LPI2C_MasterSetWatermarks()	141
16.5.4.16 LPI2C_MasterGetFifoCounts()	142
16.5.4.17 LPI2C_MasterSetBaudRate()	142
16.5.4.18 LPI2C_MasterGetBusIdleState()	143
16.5.4.19 LPI2C_MasterStart()	143
16.5.4.20 LPI2C_MasterRepeatedStart()	144
16.5.4.21 LPI2C_MasterSend()	144
16.5.4.22 LPI2C_MasterReceive()	146
16.5.4.23 LPI2C_MasterStop()	146
16.5.4.24 LPI2C_MasterTransferBlocking()	147
16.5.4.25 LPI2C_MasterTransferCreateHandle()	148
16.5.4.26 LPI2C_MasterTransferNonBlocking()	148
16.5.4.27 LPI2C_MasterTransferGetCount()	149
16.5.4.28 LPI2C_MasterTransferAbort()	149
16.5.4.29 LPI2C_MasterTransferHandleIRQ()	150
16.6 LPI2C Slave Driver	151
16.6.1 Detailed Description	153
16.6.2 Typedef Documentation	153
16.6.2.1 lpi2c_slave_transfer_callback_t	153
16.6.3 Enumeration Type Documentation	153
16.6.3.1 _lpi2c_slave_flags	153
16.6.3.2 lpi2c_slave_address_match_t	154
16.6.3.3 lpi2c_slave_transfer_event_t	154
16.6.4 Function Documentation	155
16.6.4.1 LPI2C_SlaveGetDefaultConfig()	155
16.6.4.2 LPI2C_SlaveInit()	156
16.6.4.3 LPI2C_SlaveDeinit()	156
16.6.4.4 LPI2C_SlaveReset()	156
16.6.4.5 LPI2C_SlaveEnable()	157
16.6.4.6 LPI2C_SlaveGetStatusFlags()	157
16.6.4.7 LPI2C_SlaveClearStatusFlags()	157
16.6.4.8 LPI2C_SlaveEnableInterrupts()	158
16.6.4.9 LPI2C_SlaveDisableInterrupts()	158
16.6.4.10 LPI2C_SlaveGetEnabledInterrupts()	159
16.6.4.11 LPI2C_SlaveEnableDMA()	159

16.6.4.12 LPI2C_SlaveGetBusIdleState()	160
16.6.4.13 LPI2C_SlaveTransmitAck()	160
16.6.4.14 LPI2C_SlaveGetReceivedAddress()	160
16.6.4.15 LPI2C_SlaveSend()	161
16.6.4.16 LPI2C_SlaveReceive()	161
16.6.4.17 LPI2C_SlaveTransferCreateHandle()	162
16.6.4.18 LPI2C_SlaveTransferNonBlocking()	162
16.6.4.19 LPI2C_SlaveTransferGetCount()	163
16.6.4.20 LPI2C_SlaveTransferAbort()	163
16.6.4.21 LPI2C_SlaveTransferHandleIRQ()	164
16.7 LPI2C Master DMA Driver	165
16.8 LPI2C FreeRTOS Driver	166
16.9 LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver	167
16.9.1 Detailed Description	167
16.10 LPUART Driver	168
16.10.1 Detailed Description	171
16.10.2 Typical use case	171
16.10.2.1 LPUART Operation	171
16.10.3 Enumeration Type Documentation	171
16.10.3.1 anonymous enum	171
16.10.3.2 lpuart_parity_mode_t	172
16.10.3.3 lpuart_data_bits_t	172
16.10.3.4 lpuart_stop_bit_count_t	172
16.10.3.5 lpuart_idle_type_select_t	174
16.10.3.6 lpuart_idle_config_t	174
16.10.3.7 _lpuart_interrupt_enable	174
16.10.3.8 _lpuart_flags	175
16.10.4 Function Documentation	175
16.10.4.1 LPUART_Init()	175
16.10.4.2 LPUART_Deinit()	176
16.10.4.3 LPUART_GetDefaultConfig()	177
16.10.4.4 LPUART_SetBaudRate()	177
16.10.4.5 LPUART_GetStatusFlags()	177
16.10.4.6 LPUART_ClearStatusFlags()	178
16.10.4.7 LPUART_EnableInterrupts()	179
16.10.4.8 LPUART_DisableInterrupts()	179
16.10.4.9 LPUART_GetEnabledInterrupts()	179
16.10.4.10 LPUART_GetInstance()	180
16.10.4.11 LPUART_EnableTx()	180

16.10.4.12 LPUART_EnableRx()	181
16.10.4.13 LPUART_WriteByte()	181
16.10.4.14 LPUART_ReadByte()	181
16.10.4.15 LPUART_WriteBlocking()	182
16.10.4.16 LPUART_ReadBlocking()	182
16.10.4.17 LPUART_TransferCreateHandle()	183
16.10.4.18 LPUART_TransferSendNonBlocking()	183
16.10.4.19 LPUART_TransferStartRingBuffer()	184
16.10.4.20 LPUART_TransferStopRingBuffer()	185
16.10.4.21 LPUART_TransferGetRxRingBufferLength()	185
16.10.4.22 LPUART_TransferAbortSend()	186
16.10.4.23 LPUART_TransferGetSendCount()	186
16.10.4.24 LPUART_TransferReceiveNonBlocking()	186
16.10.4.25 LPUART_TransferAbortReceive()	187
16.10.4.26 LPUART_TransferGetReceiveCount()	188
16.10.4.27 LPUART_TransferHandleIRQ()	188
16.10.4.28 LPUART_TransferHandleErrorIRQ()	188
16.11 LPUART DMA Driver	190
16.12 LPUART eDMA Driver	191
16.13 LPUART FreeRTOS Driver	192
16.14 PMIC: Power Management IC Driver	193
16.14.1 Detailed Description	195
16.14.2 Macro Definition Documentation	195
16.14.2.1 i2c_error_flags	195
16.14.3 Function Documentation	195
16.14.3.1 dynamic_pmic_set_voltage()	195
16.14.3.2 dynamic_pmic_get_voltage()	196
16.14.3.3 dynamic_pmic_set_mode()	196
16.14.3.4 dynamic_pmic_get_mode()	197
16.14.3.5 dynamic_pmic_irq_service()	197
16.14.3.6 dynamic_pmic_register_access()	198
16.14.3.7 dynamic_get_pmic_version()	198
16.14.3.8 dynamic_get_pmic_temp()	199
16.14.3.9 dynamic_set_pmic_temp_alarm()	199
16.14.3.10 i2c_write_sub()	200
16.14.3.11 i2c_write()	200
16.14.3.12 i2c_read_sub()	201
16.14.3.13 i2c_read()	202
16.14.3.14 i2c_j1850_write()	202

---

16.14.3.15 i2c_j1850_read()	203
16.14.3.16 pmic_get_device_id()	203
16.15 PF100: PF100 Power Management IC Driver	205
16.15.1 Detailed Description	207
16.15.2 Typedef Documentation	207
16.15.2.1 pf100_vol_regs_t	207
16.15.2.2 sw_pmic_mode_t	208
16.15.2.3 vgen_pmic_mode_t	208
16.15.2.4 sw_vmode_reg_t	208
16.15.3 Function Documentation	208
16.15.3.1 pf100_get_pmic_version()	208
16.15.3.2 pf100_pmic_set_voltage()	209
16.15.3.3 pf100_pmic_get_voltage()	209
16.15.3.4 pf100_pmic_set_mode()	210
16.15.3.5 pf100_get_pmic_temp()	210
16.15.3.6 pf100_set_pmic_temp_alarm()	211
16.15.3.7 pf100_pmic_irq_service()	211
16.16 PF8100: PF8100 Power Management IC Driver	213
16.16.1 Detailed Description	215
16.16.2 Typedef Documentation	215
16.16.2.1 pf8100_vregs_t	215
16.16.2.2 sw_mode_t	215
16.16.2.3 ldo_mode_t	216
16.16.2.4 vmode_reg_t	216
16.16.3 Function Documentation	216
16.16.3.1 pf8100_get_pmic_version()	216
16.16.3.2 pf8100_pmic_set_voltage()	216
16.16.3.3 pf8100_pmic_get_voltage()	217
16.16.3.4 pf8100_pmic_set_mode()	218
16.16.3.5 pf8100_pmic_get_mode()	218
16.16.3.6 pf8100_get_pmic_temp()	219
16.16.3.7 pf8100_set_pmic_temp_alarm()	219
16.16.3.8 pf8100_pmic_irq_service()	220
16.17 RGPIO: Rapid General-Purpose Input/Output Driver	221
16.17.1 Detailed Description	221
16.17.2 Enumeration Type Documentation	221
16.17.2.1 rgpio_pin_direction_t	221
16.18 RGPIO Driver	222
16.18.1 Detailed Description	223

---

16.18.2 Typical use case	223
16.18.2.1 Output Operation	223
16.18.2.2 Input Operation	223
16.18.3 Function Documentation	223
16.18.3.1 RGPIO_PinInit()	223
16.18.3.2 RGPIO_GetInstance()	224
16.18.3.3 RGPIO_PinWrite()	224
16.18.3.4 RGPIO_WritePinOutput()	224
16.18.3.5 RGPIO_PortSet()	225
16.18.3.6 RGPIO_SetPinsOutput()	225
16.18.3.7 RGPIO_PortClear()	225
16.18.3.8 RGPIO_ClearPinsOutput()	225
16.18.3.9 RGPIO_PortToggle()	226
16.18.3.10 RGPIO_TogglePinsOutput()	226
16.18.3.11 RGPIO_PinRead()	227
16.18.3.12 RGPIO_ReadPinInput()	228
16.19 FGPIO Driver	229
16.19.1 Detailed Description	229
16.19.2 Typical use case	230
16.19.2.1 Output Operation	230
16.19.2.2 Input Operation	230
16.19.3 Function Documentation	230
16.19.3.1 FGPIO_PinInit()	230
16.19.3.2 FGPIO_GetInstance()	231
16.19.3.3 FGPIO_PinWrite()	231
16.19.3.4 FGPIO_WritePinOutput()	231
16.19.3.5 FGPIO_PortSet()	232
16.19.3.6 FGPIO_SetPinsOutput()	232
16.19.3.7 FGPIO_PortClear()	232
16.19.3.8 FGPIO_ClearPinsOutput()	233
16.19.3.9 FGPIO_PortToggle()	233
16.19.3.10 FGPIO_TogglePinsOutput()	233
16.19.3.11 FGPIO_PinRead()	234
16.19.3.12 FGPIO_ReadPinInput()	234
16.20 SECO: Security Controller Driver	235
16.20.1 Detailed Description	240
16.20.2 Function Documentation	240
16.20.2.1 SECO_Init()	240
16.20.2.2 SECO_CAAM_Config()	240



---

16.20.2.3 SECO_ClearCache()	241
16.20.2.4 SECO_MU_Config()	241
16.20.2.5 SECO_SetMonoCounterPartition()	241
16.20.2.6 SECO_SetFipsMode()	242
16.20.2.7 SECO_Power()	242
16.20.2.8 SECO_CAAM_PowerDown()	243
16.20.2.9 SECO_EnterLPM()	243
16.20.2.10 SECO_ExitLPM()	243
16.20.2.11 SECO_Image_Load()	243
16.20.2.12 SECO_Authenticate()	244
16.20.2.13 SECO_Get_Lifecycle()	244
16.20.2.14 SECO_ForwardLifecycle()	244
16.20.2.15 SECO_ReturnLifecycle()	245
16.20.2.16 SECO_Commit()	245
16.20.2.17 SECO_AttestMode()	245
16.20.2.18 SECO_Attest()	246
16.20.2.19 SECO_GetAttestPublicKey()	246
16.20.2.20 SECO_GetAttestSign()	246
16.20.2.21 SECO_AttestVerify()	247
16.20.2.22 SECO_GenKeyBlob()	247
16.20.2.23 SECO_LoadKey()	248
16.20.2.24 SECO_GetMPKey()	248
16.20.2.25 SECO_UpdateMPMR()	248
16.20.2.26 SECO_GetMPSign()	249
16.20.2.27 SECO_V2X_Forward()	249
16.20.2.28 SECO_V2X_Ping()	249
16.20.2.29 SECO_V2X_Hold()	250
16.20.2.30 SECO_V2X_Provision()	250
16.20.2.31 SECO_V2X_GetState()	250
16.20.2.32 SECO_Version()	251
16.20.2.33 SECO_ChipInfo()	251
16.20.2.34 SECO_AttachDebug()	252
16.20.2.35 SECO_EnableDebug()	252
16.20.2.36 SECO_GetEvent()	252
16.20.2.37 SECO_ErrNumber()	253
16.20.2.38 SECO_Ping()	253
16.20.2.39 SECO_KickWdog()	253
16.20.2.40 SECO_WriteFuse()	253
16.20.2.41 SECO_SecureWriteFuse()	254

---

16.20.2.42 SECO_ScuPatch()	254
16.20.2.43 SECO_StartRNG()	254
16.20.2.44 SECO_SABSignedMesg()	255
16.20.2.45 SECO_WriteSNVS()	256
16.20.2.46 SECO_ReadSNVS()	256
16.20.2.47 SECO_ManageSNVS()	256
16.20.2.48 SECO_ManageSNVS_DGO()	257
16.21 SNVS: Secure Non-Volatile Storage Driver	258
16.21.1 Detailed Description	261
16.21.2 Function Documentation	261
16.21.2.1 SNVS_Init()	261
16.21.2.2 SNVS_PowerOff()	261
16.21.2.3 SNVS_SetSecureRtc()	262
16.21.2.4 SNVS_GetSecureRtc()	262
16.21.2.5 SNVS_SetSecureRtcCalb()	262
16.21.2.6 SNVS_GetSecureRtcCalb()	263
16.21.2.7 SNVS_SetSecureRtcAlarm()	263
16.21.2.8 SNVS_GetSecureRtcAlarm()	263
16.21.2.9 SNVS_SetRtc()	264
16.21.2.10 SNVS_GetRtc()	264
16.21.2.11 SNVS_SetRtcCalb()	264
16.21.2.12 SNVS_SetRtcAlarm()	264
16.21.2.13 SNVS_GetRtcAlarm()	265
16.21.2.14 SNVS_ConfigButton()	265
16.21.2.15 SNVS_ButtonTime()	266
16.21.2.16 SNVS_GetButtonStatus()	266
16.21.2.17 SNVS_ClearButtonIRQ()	266
16.21.2.18 SNVS_EnterLPM()	267
16.21.2.19 SNVS_ExitLPM()	267
16.21.2.20 SNVS_GetState()	267
16.21.2.21 SNVS_SecurityViolation_Enable()	267
16.21.2.22 SNVS_SecurityViolation_IRQHandler()	267
16.21.2.23 SNVS_PowerOff_IRQHandler()	268
16.21.2.24 SNVS_ReadGP()	268
16.21.2.25 SNVS_WriteGP()	268
16.21.2.26 SNVS_SecVio()	268
16.21.2.27 SNVS_SecVioDgo()	269
16.21.2.28 SNVS_IncTime()	269
16.22 WDOG32: 32-bit Watchdog Timer	271

16.22.1 Detailed Description	273
16.22.2 Typical use case	273
16.22.3 Enumeration Type Documentation	273
16.22.3.1 wdog32_clock_source_t	273
16.22.3.2 wdog32_clock_prescaler_t	273
16.22.3.3 wdog32_test_mode_t	273
16.22.3.4 _wdog32_interrupt_enable_t	274
16.22.3.5 _wdog32_status_flags_t	274
16.22.4 Function Documentation	274
16.22.4.1 WDOG32_GetDefaultConfig()	274
16.22.4.2 AT_QUICKACCESS_SECTION_CODE() [1/2]	275
16.22.4.3 WDOG32_Deinit()	275
16.22.4.4 WDOG32_Enable()	276
16.22.4.5 WDOG32_Disable()	276
16.22.4.6 WDOG32_EnableInterrupts()	276
16.22.4.7 WDOG32_DisableInterrupts()	277
16.22.4.8 WDOG32_GetStatusFlags()	277
16.22.4.9 AT_QUICKACCESS_SECTION_CODE() [2/2]	278
16.22.4.10 WDOG32_SetTimeoutValue()	278
16.22.4.11 WDOG32_SetWindowValue()	279
16.22.4.12 WDOG32_Unlock()	279
16.22.4.13 WDOG32_Refresh()	280
16.22.4.14 WDOG32_GetCounterValue()	280
16.23 MISC: Miscellaneous Service	281
16.23.1 Detailed Description	284
16.23.2 Function Documentation	284
16.23.2.1 sc_misc_set_control()	285
16.23.2.2 sc_misc_get_control()	285
16.23.2.3 sc_misc_set_max_dma_group()	286
16.23.2.4 sc_misc_set_dma_group()	286
16.23.2.5 sc_misc_debug_out()	287
16.23.2.6 sc_misc_waveform_capture()	287
16.23.2.7 sc_misc_build_info()	288
16.23.2.8 sc_misc_api_ver()	288
16.23.2.9 sc_misc_unique_id()	289
16.23.2.10 sc_misc_set_ari()	289
16.23.2.11 sc_misc_boot_status()	290
16.23.2.12 sc_misc_boot_done()	290
16.23.2.13 sc_misc_otp_fuse_read()	291

16.23.2.14	sc_misc_otp_fuse_write()	291
16.23.2.15	sc_misc_set_temp()	292
16.23.2.16	sc_misc_get_temp()	293
16.23.2.17	sc_misc_get_boot_dev()	293
16.23.2.18	sc_misc_get_boot_type()	294
16.23.2.19	sc_misc_get_boot_container()	294
16.23.2.20	sc_misc_get_button_status()	295
16.23.2.21	sc_misc_rompatch_checksum()	295
16.23.2.22	sc_misc_board_ioctl()	295
16.23.2.23	misc_init()	296
16.23.2.24	misc_set_control()	296
16.23.2.25	misc_get_control()	296
16.23.2.26	misc_set_ari()	297
16.23.2.27	misc_set_max_dma_group()	297
16.23.2.28	misc_set_dma_group()	297
16.23.2.29	misc_boot_status()	298
16.23.2.30	misc_boot_done()	298
16.23.2.31	misc_boot_done_wait()	298
16.23.2.32	misc_waveform_capture()	299
16.23.2.33	misc_debug_out()	299
16.23.2.34	misc_otp_fuse_read()	299
16.23.2.35	misc_otp_fuse_write()	300
16.23.2.36	misc_has_temp()	300
16.23.2.37	misc_set_temp()	300
16.23.2.38	misc_get_temp()	301
16.23.2.39	misc_build_info()	301
16.23.2.40	misc_unique_id()	301
16.23.2.41	misc_get_boot_dev()	302
16.23.2.42	misc_get_boot_type()	302
16.23.2.43	misc_get_boot_container()	302
16.23.2.44	misc_get_button_status()	302
16.23.2.45	misc_rompatch_checksum()	303
16.23.2.46	misc_board_ioctl()	303
16.23.2.47	misc_api_ver()	303
16.24	IRQ: Interrupt Service	304
16.24.1	Detailed Description	306
16.24.2	Function Documentation	306
16.24.2.1	sc_irq_enable()	306
16.24.2.2	sc_irq_status()	307

---

16.24.2.3	irq_enable()	308
16.24.2.4	irq_status()	308
16.25	PAD: Pad Service	309
16.25.1	Detailed Description	313
16.25.2	Typedef Documentation	315
16.25.2.1	sc_pad_config_t	315
16.25.2.2	sc_pad_iso_t	315
16.25.2.3	sc_pad_28fdsoi_dse_t	315
16.25.2.4	sc_pad_28fdsoi_ps_t	315
16.25.2.5	sc_pad_28fdsoi_pus_t	316
16.25.3	Function Documentation	316
16.25.3.1	sc_pad_set_mux()	316
16.25.3.2	sc_pad_get_mux()	317
16.25.3.3	sc_pad_set_gp()	317
16.25.3.4	sc_pad_get_gp()	318
16.25.3.5	sc_pad_set_wakeup()	318
16.25.3.6	sc_pad_get_wakeup()	319
16.25.3.7	sc_pad_set_all()	320
16.25.3.8	sc_pad_get_all()	320
16.25.3.9	sc_pad_set()	321
16.25.3.10	sc_pad_get()	322
16.25.3.11	sc_pad_config()	322
16.25.3.12	sc_pad_set_gp_28fdsoi()	323
16.25.3.13	sc_pad_get_gp_28fdsoi()	324
16.25.3.14	sc_pad_set_gp_28fdsoi_hsic()	324
16.25.3.15	sc_pad_get_gp_28fdsoi_hsic()	325
16.25.3.16	sc_pad_set_gp_28fdsoi_comp()	326
16.25.3.17	sc_pad_get_gp_28fdsoi_comp()	326
16.25.3.18	pad_init()	327
16.25.3.19	pad_set()	328
16.25.3.20	pad_set_mux()	328
16.25.3.21	pad_set_gp()	328
16.25.3.22	pad_set_wakeup()	329
16.25.3.23	pad_set_all()	329
16.25.3.24	pad_get()	329
16.25.3.25	pad_get_mux()	330
16.25.3.26	pad_get_gp()	330
16.25.3.27	pad_get_wakeup()	330
16.25.3.28	pad_get_all()	331

---

16.25.3.29 pad_set_gp_28fdsoi()	331
16.25.3.30 pad_get_gp_28fdsoi()	331
16.25.3.31 pad_set_gp_28fdsoi_hsic()	332
16.25.3.32 pad_get_gp_28fdsoi_hsic()	332
16.25.3.33 pad_set_gp_28fdsoi_comp()	332
16.25.3.34 pad_get_gp_28fdsoi_comp()	333
16.25.3.35 pad_config()	333
16.25.3.36 pad_map_irq()	333
16.26 PM: Power Management Service	335
16.26.1 Detailed Description	342
16.26.2 Typedef Documentation	343
16.26.2.1 sc_pm_power_mode_t	343
16.26.3 Function Documentation	343
16.26.3.1 sc_pm_set_sys_power_mode()	343
16.26.3.2 sc_pm_set_partition_power_mode()	344
16.26.3.3 sc_pm_get_sys_power_mode()	344
16.26.3.4 sc_pm_partition_wake()	345
16.26.3.5 sc_pm_set_resource_power_mode()	345
16.26.3.6 sc_pm_set_resource_power_mode_all()	346
16.26.3.7 sc_pm_get_resource_power_mode()	347
16.26.3.8 sc_pm_req_low_power_mode()	347
16.26.3.9 sc_pm_req_cpu_low_power_mode()	348
16.26.3.10 sc_pm_set_cpu_resume_addr()	348
16.26.3.11 sc_pm_set_cpu_resume()	349
16.26.3.12 sc_pm_req_sys_if_power_mode()	350
16.26.3.13 sc_pm_set_clock_rate()	350
16.26.3.14 sc_pm_get_clock_rate()	351
16.26.3.15 sc_pm_clock_enable()	352
16.26.3.16 sc_pm_set_clock_parent()	352
16.26.3.17 sc_pm_get_clock_parent()	353
16.26.3.18 sc_pm_reset()	354
16.26.3.19 sc_pm_reset_reason()	354
16.26.3.20 sc_pm_get_reset_part()	355
16.26.3.21 sc_pm_boot()	355
16.26.3.22 sc_pm_set_boot_parm()	356
16.26.3.23 sc_pm_reboot()	357
16.26.3.24 sc_pm_reboot_partition()	357
16.26.3.25 sc_pm_reboot_continue()	358
16.26.3.26 sc_pm_cpu_start()	358

16.26.3.27	sc_pm_cpu_reset()	360
16.26.3.28	sc_pm_resource_reset()	361
16.26.3.29	sc_pm_is_partition_started()	361
16.26.3.30	pm_init()	362
16.26.3.31	pm_init_part()	362
16.26.3.32	pm_set_sys_power_mode()	362
16.26.3.33	pm_set_partition_power_mode()	363
16.26.3.34	pm_update_partition_power_mode()	363
16.26.3.35	pm_partition_wake()	364
16.26.3.36	pm_get_sys_power_mode()	364
16.26.3.37	pm_update_ridx()	364
16.26.3.38	pm_is_resource_accessible()	364
16.26.3.39	pm_set_resource_power_mode()	365
16.26.3.40	pm_set_resource_power_mode_all()	365
16.26.3.41	pm_set_rsrc_power_mode()	365
16.26.3.42	pm_update_rsrc_power_mode()	366
16.26.3.43	pm_force_resource_power_mode()	366
16.26.3.44	pm_force_resource_power_mode_v()	367
16.26.3.45	pm_get_resource_power_mode()	367
16.26.3.46	pm_get_rsrc_power_mode()	367
16.26.3.47	pm_get_active_rsrc_power_mode()	368
16.26.3.48	pm_req_low_power_mode()	368
16.26.3.49	pm_req_cpu_low_power_mode()	368
16.26.3.50	pm_set_cpu_resume_addr()	369
16.26.3.51	pm_set_cpu_resume()	369
16.26.3.52	pm_req_sys_if_power_mode()	369
16.26.3.53	pm_set_clock_rate()	370
16.26.3.54	pm_get_clock_rate()	370
16.26.3.55	pm_clock_enable()	370
16.26.3.56	pm_force_clock_enable()	371
16.26.3.57	pm_set_clock_parent()	371
16.26.3.58	pm_get_clock_parent()	371
16.26.3.59	pm_boot()	372
16.26.3.60	pm_set_boot_parm()	372
16.26.3.61	pm_reboot()	372
16.26.3.62	pm_reset_reason()	373
16.26.3.63	pm_get_reset_part()	373
16.26.3.64	pm_cpu_start()	373
16.26.3.65	pm_cpu_reset()	374

16.26.3.66 pm_resource_reset()	374
16.26.3.67 pm_reboot_partition()	374
16.26.3.68 pm_reboot_continue()	375
16.26.3.69 pm_reset()	375
16.26.3.70 pm_reboot_part()	375
16.26.3.71 pm_is_partition_started()	376
16.27 SECO: Security Service	377
16.27.1 Detailed Description	381
16.27.2 Function Documentation	383
16.27.2.1 sc_seco_image_load()	383
16.27.2.2 sc_seco_authenticate()	384
16.27.2.3 sc_seco_enh_authenticate()	385
16.27.2.4 sc_seco_forward_lifecycle()	386
16.27.2.5 sc_seco_return_lifecycle()	387
16.27.2.6 sc_seco_commit()	388
16.27.2.7 sc_seco_attest_mode()	389
16.27.2.8 sc_seco_attest()	390
16.27.2.9 sc_seco_get_attest_pkey()	390
16.27.2.10 sc_seco_get_attest_sign()	391
16.27.2.11 sc_seco_attest_verify()	392
16.27.2.12 sc_seco_gen_key_blob()	393
16.27.2.13 sc_seco_load_key()	394
16.27.2.14 sc_seco_get_mp_key()	394
16.27.2.15 sc_seco_update_mpmr()	395
16.27.2.16 sc_seco_get_mp_sign()	396
16.27.2.17 sc_seco_build_info()	397
16.27.2.18 sc_seco_chip_info()	397
16.27.2.19 sc_seco_enable_debug()	398
16.27.2.20 sc_seco_get_event()	398
16.27.2.21 sc_seco_fuse_write()	399
16.27.2.22 sc_seco_patch()	399
16.27.2.23 sc_seco_set_mono_counter_partition()	400
16.27.2.24 sc_seco_set_fips_mode()	401
16.27.2.25 sc_seco_start_rng()	402
16.27.2.26 sc_seco_sab_msg()	402
16.27.2.27 sc_seco_secvio_enable()	403
16.27.2.28 sc_seco_secvio_config()	404
16.27.2.29 sc_seco_secvio_dgo_config()	405
16.27.2.30 seco_image_load()	405



16.27.2.31 seco_authenticate()	406
16.27.2.32 seco_enh_authenticate()	406
16.27.2.33 seco_load_key()	406
16.27.2.34 seco_gen_key_blob()	407
16.27.2.35 seco_fuse_write()	407
16.27.2.36 seco_patch()	407
16.27.2.37 seco_set_mono_counter_partition()	408
16.27.2.38 seco_set_fips_mode()	408
16.27.2.39 seco_start_rng()	408
16.27.2.40 seco_enable_debug()	409
16.27.2.41 seco_forward_lifecycle()	409
16.27.2.42 seco_return_lifecycle()	409
16.27.2.43 seco_build_info()	409
16.27.2.44 seco_chip_info()	410
16.27.2.45 seco_get_event()	410
16.27.2.46 seco_attest_mode()	410
16.27.2.47 seco_attest()	411
16.27.2.48 seco_get_attest_pkey()	411
16.27.2.49 seco_get_attest_sign()	411
16.27.2.50 seco_attest_verify()	411
16.27.2.51 seco_commit()	412
16.27.2.52 seco_get_mp_key()	412
16.27.2.53 seco_update_mpmr()	412
16.27.2.54 seco_get_mp_sign()	413
16.27.2.55 seco_sab_msg()	413
16.27.2.56 seco_secvio_enable()	413
16.27.2.57 seco_secvio_config()	414
16.27.2.58 seco_secvio_dgo_config()	414
16.28 RM: Resource Management Service	415
16.28.1 Detailed Description	422
16.28.2 Typedef Documentation	424
16.28.2.1 sc_rm_perm_t	425
16.28.2.2 sc_rm_rmsg_t	425
16.28.3 Function Documentation	425
16.28.3.1 sc_rm_partition_alloc()	425
16.28.3.2 sc_rm_set_confidential()	426
16.28.3.3 sc_rm_partition_free()	427
16.28.3.4 sc_rm_get_did()	427
16.28.3.5 sc_rm_partition_static()	428

16.28.3.6	sc_rm_partition_lock()	. . . . .	428
16.28.3.7	sc_rm_get_partition()	. . . . .	429
16.28.3.8	sc_rm_set_parent()	. . . . .	429
16.28.3.9	sc_rm_move_all()	. . . . .	430
16.28.3.10	sc_rm_assign_resource()	. . . . .	431
16.28.3.11	sc_rm_set_resource_movable()	. . . . .	432
16.28.3.12	sc_rm_set_subsys_rsrc_movable()	. . . . .	432
16.28.3.13	sc_rm_set_master_attributes()	. . . . .	433
16.28.3.14	sc_rm_set_master_sid()	. . . . .	434
16.28.3.15	sc_rm_set_peripheral_permissions()	. . . . .	435
16.28.3.16	sc_rm_is_resource_owned()	. . . . .	435
16.28.3.17	sc_rm_get_resource_owner()	. . . . .	436
16.28.3.18	sc_rm_is_resource_master()	. . . . .	436
16.28.3.19	sc_rm_is_resource_peripheral()	. . . . .	437
16.28.3.20	sc_rm_get_resource_info()	. . . . .	437
16.28.3.21	sc_rm_memreg_alloc()	. . . . .	438
16.28.3.22	sc_rm_memreg_split()	. . . . .	439
16.28.3.23	sc_rm_memreg_frag()	. . . . .	439
16.28.3.24	sc_rm_memreg_free()	. . . . .	440
16.28.3.25	sc_rm_find_memreg()	. . . . .	441
16.28.3.26	sc_rm_assign_memreg()	. . . . .	441
16.28.3.27	sc_rm_set_memreg_permissions()	. . . . .	442
16.28.3.28	sc_rm_set_memreg_iee()	. . . . .	443
16.28.3.29	sc_rm_is_memreg_owned()	. . . . .	444
16.28.3.30	sc_rm_get_memreg_info()	. . . . .	444
16.28.3.31	sc_rm_assign_pad()	. . . . .	445
16.28.3.32	sc_rm_set_pad_movable()	. . . . .	445
16.28.3.33	sc_rm_is_pad_owned()	. . . . .	446
16.28.3.34	sc_rm_dump()	. . . . .	446
16.28.3.35	rm_init()	. . . . .	447
16.28.3.36	rm_reserve_static_pt()	. . . . .	447
16.28.3.37	rm_reserve_static_did()	. . . . .	447
16.28.3.38	rm_partition_alloc()	. . . . .	448
16.28.3.39	rm_set_confidential()	. . . . .	448
16.28.3.40	rm_partition_free()	. . . . .	449
16.28.3.41	rm_get_partition()	. . . . .	449
16.28.3.42	rm_is_partition_used()	. . . . .	449
16.28.3.43	rm_is_secure_partition()	. . . . .	449
16.28.3.44	rm_is_partition_isolated()	. . . . .	450

16.28.3.45	rm_is_sys_access()	450
16.28.3.46	rm_get_partition_parent()	450
16.28.3.47	rm_get_did()	451
16.28.3.48	rm_partition_static()	451
16.28.3.49	rm_partition_lock()	451
16.28.3.50	rm_set_parent()	452
16.28.3.51	rm_is_parent()	452
16.28.3.52	rm_check_ancestor()	452
16.28.3.53	rm_move_all()	453
16.28.3.54	rm_assign_resource()	453
16.28.3.55	rm_set_resource_movable()	454
16.28.3.56	rm_set_subsys_rsrc_movable()	454
16.28.3.57	rm_set_master_attributes()	454
16.28.3.58	rm_set_master_sid()	455
16.28.3.59	rm_update_master()	455
16.28.3.60	rm_set_peripheral_permissions()	455
16.28.3.61	rm_update_peripheral()	456
16.28.3.62	rm_update_resource()	456
16.28.3.63	rm_get_ridx_ss_info()	456
16.28.3.64	rm_check_map_ridx()	457
16.28.3.65	rm_check_map_ridx_v()	457
16.28.3.66	rm_is_resource_owned()	458
16.28.3.67	rm_is_ridx_owned()	458
16.28.3.68	rm_is_resource_avail()	458
16.28.3.69	rm_is_ridx_avail()	459
16.28.3.70	rm_is_resource_access_allowed()	459
16.28.3.71	rm_is_ridx_access_allowed()	460
16.28.3.72	rm_get_resource_owner()	460
16.28.3.73	rm_get_ridx_owner()	460
16.28.3.74	rm_is_resource_master()	461
16.28.3.75	rm_is_ridx_master()	461
16.28.3.76	rm_is_resource_peripheral()	461
16.28.3.77	rm_is_ridx_peripheral()	462
16.28.3.78	rm_get_resource_info()	462
16.28.3.79	rm_ridx_block()	462
16.28.3.80	rm_memreg_alloc()	463
16.28.3.81	rm_memreg_split()	463
16.28.3.82	rm_memreg_frag()	464
16.28.3.83	rm_memreg_free()	464

16.28.3.84 rm_find_memreg()	464
16.28.3.85 rm_assign_memreg()	465
16.28.3.86 rm_set_memreg_permissions()	465
16.28.3.87 rm_set_memreg_iee()	465
16.28.3.88 rm_is_memreg_owned()	466
16.28.3.89 rm_get_memreg_info()	466
16.28.3.90 rm_assign_pad()	466
16.28.3.91 rm_set_pad_movable()	467
16.28.3.92 rm_is_pad_owned()	467
16.28.3.93 rm_get_pad_owner()	467
16.28.3.94 rm_init_subsys()	468
16.28.3.95 rm_dump()	468
16.28.3.96 rm_dump_partition()	468
16.28.3.97 rm_dump_resources()	469
16.28.3.98 rm_dump_memregs()	469
16.28.3.99 rm_dump_pads()	469
16.29 TIMER: Timer Service	470
16.29.1 Detailed Description	473
16.29.2 Function Documentation	473
16.29.2.1 sc_timer_set_wdog_timeout()	473
16.29.2.2 sc_timer_set_wdog_pre_timeout()	473
16.29.2.3 sc_timer_set_wdog_window()	474
16.29.2.4 sc_timer_start_wdog()	474
16.29.2.5 sc_timer_stop_wdog()	475
16.29.2.6 sc_timer_ping_wdog()	475
16.29.2.7 sc_timer_get_wdog_status()	475
16.29.2.8 sc_timer_pt_get_wdog_status()	476
16.29.2.9 sc_timer_set_wdog_action()	477
16.29.2.10 sc_timer_set_rtc_time()	477
16.29.2.11 sc_timer_get_rtc_time()	478
16.29.2.12 sc_timer_get_rtc_sec1970()	479
16.29.2.13 sc_timer_set_rtc_alarm()	479
16.29.2.14 sc_timer_set_rtc_periodic_alarm()	480
16.29.2.15 sc_timer_cancel_rtc_alarm()	480
16.29.2.16 sc_timer_set_rtc_calb()	481
16.29.2.17 sc_timer_set_sysctr_alarm()	481
16.29.2.18 sc_timer_set_sysctr_periodic_alarm()	482
16.29.2.19 sc_timer_cancel_sysctr_alarm()	482
16.29.2.20 timer_init()	483

16.29.2.21 timer_init_part()	483
16.29.2.22 timer_set_wdog_timeout()	484
16.29.2.23 timer_set_wdog_pre_timeout()	484
16.29.2.24 timer_set_wdog_window()	484
16.29.2.25 timer_start_wdog()	484
16.29.2.26 timer_stop_wdog()	485
16.29.2.27 timer_halt_wdog()	485
16.29.2.28 timer_ping_wdog()	485
16.29.2.29 timer_get_wdog_status()	486
16.29.2.30 timer_pt_get_wdog_status()	486
16.29.2.31 timer_set_wdog_action()	486
16.29.2.32 timer_take_wdog_action()	486
16.29.2.33 timer_set_rtc_time()	487
16.29.2.34 timer_get_rtc_time()	487
16.29.2.35 timer_set_rtc_alarm()	488
16.29.2.36 timer_set_rtc_periodic_alarm()	488
16.29.2.37 timer_cancel_rtc_alarm()	488
16.29.2.38 timer_query_rtc_alarm()	488
16.29.2.39 timer_restore_rtc_alarm()	489
16.29.2.40 timer_get_rtc_sec1970()	489
16.29.2.41 timer_set_rtc_calb()	489
16.30 BRD: Board Interface	490
16.30.1 Detailed Description	494
16.30.2 Macro Definition Documentation	494
16.30.2.1 CHECK_BITS_SET4	495
16.30.2.2 CHECK_BITS_CLR4	495
16.30.2.3 CHECK_ANY_BIT_SET4	495
16.30.2.4 CHECK_ANY_BIT_CLR4	495
16.30.2.5 BRD_ERR	495
16.30.3 Enumeration Type Documentation	496
16.30.3.1 board_parm_t	496
16.30.3.2 sc_bfault_t	496
16.30.3.3 board_reboot_to_t	497
16.30.3.4 board_ddr_action_t	497
16.30.4 Function Documentation	497
16.30.4.1 board_init()	497
16.30.4.2 board_get_debug_uart()	498
16.30.4.3 board_config_debug_uart()	498
16.30.4.4 board_disable_debug_uart()	499

16.30.4.5 board_config_sc()	499
16.30.4.6 board_parameter()	500
16.30.4.7 board_rsrc_avail()	500
16.30.4.8 board_init_ddr()	501
16.30.4.9 board_ddr_config()	501
16.30.4.10 board_system_config()	502
16.30.4.11 board_early_cpu()	503
16.30.4.12 board_set_power_mode()	504
16.30.4.13 board_set_voltage()	505
16.30.4.14 board_lpm()	505
16.30.4.15 board_trans_resource_power()	506
16.30.4.16 board_rsrc_reset()	506
16.30.4.17 board_power()	507
16.30.4.18 board_reset()	507
16.30.4.19 board_cpu_reset()	508
16.30.4.20 board_reboot_part()	508
16.30.4.21 board_reboot_part_cont()	509
16.30.4.22 board_reboot_timeout()	510
16.30.4.23 board_panic()	510
16.30.4.24 board_fault()	511
16.30.4.25 board_security_violation()	511
16.30.4.26 board_get_button_status()	511
16.30.4.27 board_set_control()	512
16.30.4.28 board_get_control()	512
16.30.4.29 board_tick()	513
16.30.4.30 board_ioctl()	513
16.30.4.31 test_drv()	514
16.30.4.32 test_sc()	514
16.30.4.33 test_ap()	515
16.30.4.34 board_ddr_periodic_enable()	515
16.30.4.35 board_ddr_derate_periodic_enable()	515
16.30.4.36 board_common_tick()	516
16.31 SOC: SoC Interface	517
16.31.1 Detailed Description	523
16.31.2 Macro Definition Documentation	523
16.31.2.1 STC_RCAT_SETCAT	523
16.31.2.2 STC_RCAT_SETSTARTSTOPTDM	523
16.31.2.3 STC_RCAT_GETHPR	523
16.31.2.4 STC_RCAT_SETHPR	524

16.31.2.5	STC_QOS_PANIC	524
16.31.2.6	STC_UD_THRESHOLD1	524
16.31.2.7	STC_UD_THRESHOLD2	524
16.31.2.8	STC_UD_DIS	525
16.31.3	Function Documentation	525
16.31.3.1	soc_init_common()	525
16.31.3.2	soc_init()	525
16.31.3.3	soc_config_sc()	526
16.31.3.4	soc_ss_notavail()	526
16.31.3.5	soc_set_reset_info()	526
16.31.3.6	soc_rsrc_avail()	527
16.31.3.7	soc_get_temp_trim()	527
16.31.3.8	soc_get_temp_ofs()	527
16.31.3.9	soc_get_max_freq()	528
16.31.3.10	soc_enet_get_freq_limit()	528
16.31.3.11	soc_pd_switchable()	528
16.31.3.12	soc_pd_retention()	529
16.31.3.13	soc_ss_has_bias()	529
16.31.3.14	soc_ss_ai_type()	530
16.31.3.15	soc_mem_type()	530
16.31.3.16	soc_mem_pwr_plane()	530
16.31.3.17	soc_dsc_clock_info()	531
16.31.3.18	soc_get_clock_div()	531
16.31.3.19	soc_slice_is_dsc()	531
16.31.3.20	soc_get_avpll_ssc_n()	532
16.31.3.21	soc_gpu_freq_hw_limited()	532
16.31.3.22	soc_rompatch_checksum()	532
16.31.3.23	soc_dsc_powerup_anamix()	533
16.31.3.24	soc_dsc_powerup_phymix()	533
16.31.3.25	soc_dsc_powerdown_anamix()	533
16.31.3.26	soc_dsc_powerdown_phymix()	534
16.31.3.27	soc_setup_hsio_repeater()	534
16.31.3.28	soc_set_bias()	534
16.31.3.29	soc_dppll_dco_pc()	535
16.31.3.30	soc_set_freq_voltage()	535
16.31.3.31	soc_trans_pd()	535
16.31.3.32	soc_bias_enabled()	536
16.31.3.33	soc_ss_has_vd_detect()	536
16.31.3.34	soc_trans_bandgap()	537

16.31.3.35 soc_init_ddr()	537
16.31.3.36 soc_ddr_config_retention()	537
16.31.3.37 soc_ddr_dqs2dq_config()	538
16.31.3.38 soc_ddr_dqs2dq_sync()	538
16.31.3.39 soc_temp_sensor_tick()	538
16.31.3.40 soc_dsc_ai_dumpmodule()	539
16.31.3.41 soc_dsc_ai_dump()	539
16.31.3.42 soc_anamix_test_out()	539
16.31.4 Variable Documentation	539
16.31.4.1 soc_hmp	540
16.32 INF: Subsystem Interface	541
16.32.1 Detailed Description	545
16.32.2 Macro Definition Documentation	545
16.32.2.1 RSRC	545
16.32.2.2 BASE_INFO	546
16.32.2.3 RNFO	546
16.32.2.4 XNFO	547
16.32.2.5 TNFO	547
16.32.2.6 MNFO	548
16.32.3 Enumeration Type Documentation	548
16.32.3.1 ss_prepost_t	548
16.32.3.2 ss_io_type_t	548
16.32.4 Function Documentation	549
16.32.4.1 ss_init()	549
16.32.4.2 ss_trans_power_mode()	549
16.32.4.3 ss_rsrc_reset()	550
16.32.4.4 ss_set_cpu_power_mode()	550
16.32.4.5 ss_set_cpu_resume()	551
16.32.4.6 ss_req_sys_if_power_mode()	551
16.32.4.7 ss_set_clock_rate()	551
16.32.4.8 ss_get_clock_rate()	552
16.32.4.9 ss_clock_enable()	552
16.32.4.10 ss_force_clock_enable()	553
16.32.4.11 ss_set_clock_parent()	553
16.32.4.12 ss_get_clock_parent()	554
16.32.4.13 ss_is_rsrc_accessible()	555
16.32.4.14 ss_mu_irq()	555
16.32.4.15 ss_cpu_start()	555
16.32.4.16 ss_rdc_enable()	556



16.32.4.17 ss_rdc_set_master()	556
16.32.4.18 ss_rdc_set_peripheral()	557
16.32.4.19 ss_rdc_set_memory()	557
16.32.4.20 ss_set_control()	558
16.32.4.21 ss_get_control()	558
16.32.4.22 ss_irq_enable()	558
16.32.4.23 ss_irq_status()	559
16.32.4.24 ss_irq_trigger()	560
16.32.4.25 ss_do_mem_repair()	560
16.32.4.26 ss_updown()	560
16.32.4.27 ss_prepost_power_mode()	562
16.32.4.28 ss_iso_disable()	562
16.32.4.29 ss_link_enable()	563
16.32.4.30 ss_ssi_power()	563
16.32.4.31 ss_ssi_bhole_mode()	563
16.32.4.32 ss_ssi_pause_mode()	564
16.32.4.33 ss_ssi_wait_idle()	564
16.32.4.34 ss_adb_enable()	564
16.32.4.35 ss_adb_wait()	565
16.32.4.36 ss_prepost_clock_mode()	565
16.32.4.37 ss_rdc_is_did_vld()	566
16.32.4.38 ss_get_resource()	566
16.32.4.39 ss_overlap()	566
16.32.4.40 ss_temp_sensor()	567
16.33 PCA6416A: PCA6416A Driver	568
16.33.1 Detailed Description	568
16.33.2 Function Documentation	568
16.33.2.1 PCA6416A_WritePinDirection()	568
16.33.2.2 PCA6416A_ReadPinDirection()	569
16.33.2.3 PCA6416A_WritePinPolarity()	569
16.33.2.4 PCA6416A_ReadPinPolarity()	569
16.33.2.5 PCA6416A_WritePinOutput()	571
16.33.2.6 PCA6416A_ReadPinOutput()	571
16.33.2.7 PCA6416A_ReadPinInput()	572
<b>17 Data Structure Documentation</b>	<b>573</b>
17.1 gpio_pin_config_t Struct Reference	573
17.1.1 Detailed Description	573
17.2 lpi2c_data_match_config_t Struct Reference	573

17.2.1 Detailed Description	574
17.3 lpi2c_master_config_t Struct Reference	574
17.3.1 Detailed Description	574
17.3.2 Field Documentation	575
17.3.2.1 busIdleTimeout_ns	575
17.3.2.2 pinLowTimeout_ns	575
17.3.2.3 sdaGlitchFilterWidth_ns	575
17.3.2.4 sclGlitchFilterWidth_ns	575
17.4 lpi2c_master_handle_t Struct Reference	576
17.4.1 Detailed Description	576
17.5 lpi2c_master_transfer_t Struct Reference	576
17.5.1 Detailed Description	577
17.5.2 Field Documentation	577
17.5.2.1 flags	577
17.5.2.2 subaddress	577
17.5.2.3 subaddressSize	577
17.6 lpi2c_slave_config_t Struct Reference	577
17.6.1 Detailed Description	578
17.6.2 Field Documentation	578
17.6.2.1 enableAck	578
17.7 lpi2c_slave_handle_t Struct Reference	579
17.7.1 Detailed Description	579
17.8 lpi2c_slave_transfer_t Struct Reference	579
17.8.1 Detailed Description	580
17.8.2 Field Documentation	580
17.8.2.1 completionStatus	580
17.9 lpuart_config_t Struct Reference	580
17.9.1 Detailed Description	581
17.10 lpuart_handle_t Struct Reference	581
17.10.1 Detailed Description	581
17.11 lpuart_transfer_t Struct Reference	581
17.11.1 Detailed Description	582
17.12 pmic_version_t Struct Reference	582
17.12.1 Detailed Description	582
17.13 rgpio_pin_config_t Struct Reference	582
17.13.1 Detailed Description	582
17.14 sc_rsrc_map_t Struct Reference	583
17.14.1 Detailed Description	583
17.15 soc_cluster_state_t Struct Reference	583

17.15.1 Detailed Description . . . . .	583
17.16 soc_cpu_state_t Struct Reference . . . . .	583
17.16.1 Detailed Description . . . . .	584
17.17 soc_ddr_ret_info_t Struct Reference . . . . .	584
17.17.1 Detailed Description . . . . .	584
17.18 soc_ddr_ret_region_t Struct Reference . . . . .	584
17.18.1 Detailed Description . . . . .	584
17.19 soc_dqs2dq_sync_info_t Struct Reference . . . . .	585
17.19.1 Detailed Description . . . . .	585
17.20 soc_freq_volt_tbl_t Struct Reference . . . . .	585
17.21 soc_fsfi_ret_info_t Struct Reference . . . . .	585
17.21.1 Detailed Description . . . . .	586
17.22 soc_gpu_clks_opp_t Struct Reference . . . . .	586
17.23 soc_hmp_node_t Struct Reference . . . . .	586
17.23.1 Detailed Description . . . . .	586
17.24 soc_hmp_t Struct Reference . . . . .	586
17.24.1 Detailed Description . . . . .	587
17.25 soc_m4_state_t Struct Reference . . . . .	587
17.25.1 Detailed Description . . . . .	587
17.26 soc_msi_ring_usecount_t Struct Reference . . . . .	587
17.26.1 Detailed Description . . . . .	588
17.27 soc_multicenter_state_t Struct Reference . . . . .	588
17.27.1 Detailed Description . . . . .	588
17.28 soc_patch_area_list_t Struct Reference . . . . .	588
17.29 soc_sys_if_node_t Struct Reference . . . . .	588
17.29.1 Detailed Description . . . . .	589
17.30 soc_sys_if_req_t Struct Reference . . . . .	589
17.30.1 Detailed Description . . . . .	589
17.31 ss_base_data_t Struct Reference . . . . .	589
17.31.1 Detailed Description . . . . .	590
17.32 ss_base_info_t Struct Reference . . . . .	590
17.32.1 Detailed Description . . . . .	591
17.32.2 Field Documentation . . . . .	592
17.32.2.1 mu_irq . . . . .	592
17.33 ss_clk_data_t Struct Reference . . . . .	592
17.33.1 Detailed Description . . . . .	592
17.34 ss_ctrl_info_t Struct Reference . . . . .	592
17.34.1 Detailed Description . . . . .	593
17.35 ss_mdac_info_t Struct Reference . . . . .	593

17.35.1 Detailed Description . . . . .	593
17.36 ss_mrc_info_t Struct Reference . . . . .	593
17.36.1 Detailed Description . . . . .	594
17.37 ss_msc_info_t Struct Reference . . . . .	594
17.37.1 Detailed Description . . . . .	594
17.38 ss_pd_info_t Struct Reference . . . . .	594
17.38.1 Detailed Description . . . . .	594
17.39 ss_rsrc_info_t Struct Reference . . . . .	594
17.39.1 Detailed Description . . . . .	595
17.40 ss_xexp_info_t Struct Reference . . . . .	595
17.40.1 Detailed Description . . . . .	595
17.41 wdog32_config_t Struct Reference . . . . .	595
17.41.1 Detailed Description . . . . .	596
17.42 wdog32_work_mode_t Struct Reference . . . . .	596
17.42.1 Detailed Description . . . . .	596
<b>18 File Documentation</b> . . . . .	<b>597</b>
18.1 platform/board/board_common.h File Reference . . . . .	597
18.1.1 Detailed Description . . . . .	598
18.2 platform/board/drivers/pca6416a/pca6416a.h File Reference . . . . .	598
18.2.1 Detailed Description . . . . .	599
18.3 platform/board/pmic.h File Reference . . . . .	599
18.3.1 Detailed Description . . . . .	600
18.4 platform/drivers/drc/fsl_drc_cbt.h File Reference . . . . .	600
18.5 platform/drivers/drc/fsl_drc_derate.h File Reference . . . . .	600
18.6 platform/drivers/drc/fsl_drc_rdbi_deskew.h File Reference . . . . .	600
18.7 platform/drivers/igpio/fsl_gpio.h File Reference . . . . .	601
18.8 platform/drivers/lpi2c/fsl_lpi2c.h File Reference . . . . .	602
18.9 platform/drivers/lpuart/fsl_lpuart.h File Reference . . . . .	607
18.10 platform/drivers/pmic/fsl_pmic.h File Reference . . . . .	610
18.11 platform/drivers/pmic/pf100/fsl_pf100.h File Reference . . . . .	611
18.12 platform/drivers/pmic/pf8100/fsl_pf8100.h File Reference . . . . .	614
18.13 platform/drivers/rgpio/fsl_rgpio.h File Reference . . . . .	616
18.14 platform/drivers/seco/fsl_seco.h File Reference . . . . .	618
18.15 platform/drivers/snvs/fsl_snvs.h File Reference . . . . .	622
18.16 platform/drivers/wdog32/fsl_wdog32.h File Reference . . . . .	625
18.17 platform/main/board.h File Reference . . . . .	627
18.17.1 Detailed Description . . . . .	631
18.18 platform/main/ipc.h File Reference . . . . .	631

---

18.18.1 Detailed Description . . . . .	631
18.18.2 Function Documentation . . . . .	631
18.18.2.1 sc_ipc_open() . . . . .	631
18.18.2.2 sc_ipc_close() . . . . .	632
18.18.2.3 sc_ipc_read() . . . . .	632
18.18.2.4 sc_ipc_write() . . . . .	632
18.19 platform/main/soc.h File Reference . . . . .	633
18.19.1 Detailed Description . . . . .	638
18.20 platform/main/types.h File Reference . . . . .	638
18.20.1 Detailed Description . . . . .	655
18.20.2 Macro Definition Documentation . . . . .	655
18.20.2.1 SC_R_NONE . . . . .	655
18.20.2.2 SC_P_ALL . . . . .	656
18.20.3 Typedef Documentation . . . . .	656
18.20.3.1 sc_rsrc_t . . . . .	656
18.20.3.2 sc_pad_t . . . . .	656
18.21 platform/ss/inf/inf.h File Reference . . . . .	656
18.21.1 Detailed Description . . . . .	661
18.22 platform/svc/misc/api.h File Reference . . . . .	661
18.22.1 Detailed Description . . . . .	663
18.23 platform/svc/irq/api.h File Reference . . . . .	663
18.23.1 Detailed Description . . . . .	666
18.24 platform/svc/pad/api.h File Reference . . . . .	666
18.24.1 Detailed Description . . . . .	669
18.25 platform/svc/pm/api.h File Reference . . . . .	669
18.25.1 Detailed Description . . . . .	673
18.26 platform/svc/seco/api.h File Reference . . . . .	674
18.26.1 Detailed Description . . . . .	676
18.27 platform/svc/rm/api.h File Reference . . . . .	676
18.27.1 Detailed Description . . . . .	680
18.28 platform/svc/timer/api.h File Reference . . . . .	680
18.28.1 Detailed Description . . . . .	681
18.29 platform/svc/misc/svc.h File Reference . . . . .	681
18.29.1 Detailed Description . . . . .	683
18.30 platform/svc/irq/svc.h File Reference . . . . .	683
18.30.1 Detailed Description . . . . .	683
18.31 platform/svc/pad/svc.h File Reference . . . . .	683
18.31.1 Detailed Description . . . . .	684
18.32 platform/svc/pm/svc.h File Reference . . . . .	684

---

18.32.1 Detailed Description . . . . .	686
18.33 platform/svc/seco/svc.h File Reference . . . . .	686
18.33.1 Detailed Description . . . . .	688
18.34 platform/svc/rm/svc.h File Reference . . . . .	688
18.34.1 Detailed Description . . . . .	691
18.35 platform/svc/timer/svc.h File Reference . . . . .	691
18.35.1 Detailed Description . . . . .	693
<b>19 Example Documentation</b>	<b>695</b>
19.1 board.c . . . . .	695
<b>Index</b>	<b>717</b>

# Chapter 1

## Overview

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (FW). This overview describes the features of the SCFW and the APIs exposed to other software components.

Features include:

- [System Initialization and Boot](#)
- [System Controller Communication](#)
- [Power Management](#)
- [Resource Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Security](#)
- [Miscellaneous](#)

Due to this abstraction, some HW described in the SoC RM that is used by the SCFW is not directly accessible to other cores. This includes:

- All resources in the SCU subsystem (SCU M4, SCU LPUART, SCU LPI2C, etc.).
- All resource accessed via MSI links from the SCU subsystem (inc. pads, DSC, XRDC2, eCSR)
- OCRM controller, CAAM MP, eDMA MP & LPCG
- DB STC & LPCG, IMG GPR
- GIC/IRQSTR LPCG, IRQSTR.SCU and IRQSTR.CTI
- Some features of SNVS such as the RTC, button, and LPGPR1
- Any other resources reserved by the port of the SCFW to the board

Note also the SECO uses some resources like CAAM JR0-1, SNVS LPGPR0, etc.

## 1.1 System Initialization and Boot

The SC firmware runs on the SCU immediately after the SCU Read-only-memory (ROM) finishes loading code/data images from the first container. It is responsible for initializing many aspects of the system. This includes additional power and clock configuration and resource isolation hardware configuration. By default, the SC firmware configures the primary boot core to own most of the resources and launches the boot core. Additional configuration can be done by boot code.

## 1.2 System Controller Communication

Other software components in the system communicate to the SC via an exposed API library. This library is implemented to make Remote Procedure Calls (RPC) via an underlying Inter-Processor Communication (IPC) mechanism. The IPC is facilitated by a hardware-based mailbox system.

Software components (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

## 1.3 System Controller Services

The SCFW provides API access to all the system controller functionality exported to other software systems. This includes:

### 1.3.1 Power Management Service

All aspects of power management including power control, bias control, clock control, reset control, and wake-up event monitoring are grouped within the SC Power Management service.

- **Power Control** - The SC firmware is responsible for centralized management of power controls and external power management devices. It manages the power state and voltage of power domains as well as bias control. It also resets peripherals as required due to power state transitions. This is all done via the API by communicating power state needs for individual resources.
- **Clock Control** - The SC firmware is responsible for centralized management of clock controls. This includes clock sources such as oscillators and PLLs as well as clock dividers, muxes, and gates. This is all done via the API by communicating clocking needs for individual resources.
- **Reset Control** - The SC firmware is responsible for reset control. This includes booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

Before any hardware in the SoC can be used, SW must first power up the resource and enable any clocks that it requires, otherwise access will generate a bus error. More detail can be found in the [Power Management](#) section. The Power Management (PM) API is documented [here](#).



### 1.3.2 Resource Management Service

SC firmware is responsible for managing ownership and access permissions to system resources. The features of the resource management service supported by SC firmware include:

- Management of system resources such as SoC peripherals, memory regions, and pads
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments including multiple operating systems executing on different cores, TrustZone, and hypervisor
- Associates ownership with requests from messaging units within a resource partition
- Allows memory to be divided into memory regions that are then managed like other resources
- Allows owners to configure access permissions to resources
- Configures hardware components to provide hardware enforced isolation
- Configures hardware components to directly control secure/nonsecure attribute driven on bus fabric
- Provides ownership and access permission information to other system controller functions (e.g. pad ownership information to the pad muxing functions)

Protection of resources is provided in two ways. First, the SCFW itself checks resource access rights when API calls are made that affect a specific resource. Depending on the API call, this may require that the caller be the owner, parent of the owner, or an ancestor of the owner. Second, any hardware available to enforce access controls is configured based on the RM state. This includes the configuration of IP such as XRDC2, XRDC, or RDC, as well as management pages of IP like CAAM.

Partitions own resources, pads, and memory regions. This includes owning MU resources to communicate with the SCFW. API calls to the SCFW lookup the owner of the MU the call comes in on, and that is treated as the calling partition. Different API calls then enforce operations based on the relationship of the calling partition to the partition being acted on. This association does not directly determine who can access the programming model of a resource IP. This is solely determined by the access rights defined (per partition) for the resource. Note partitions do not have owners (they are the owners), but they do have parent/child relationships. The creator of a partition is the parent unless that parent calls the API to change the parent. If no parent is desired, then the parent should be set to 0 (the SCFW itself). Being the parent provides some rights with respect to API calling (but not peripheral access).

More detail can be found in the [Resource Management](#) section. The Resource Management (RM) API is documented [here](#).

### 1.3.3 Pad Configuration Service

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

The Pad (PAD) API is documented [here](#).

### 1.3.4 Timer Service

Many timer oriented services are grouped within the SC Timer service. This includes watchdogs, RTC, and system counter.

- **Watchdog** - The SC firmware provides "virtual" watchdogs for all execution environments. Features include update of the watchdog timeout, start/stop of the watchdog, refresh of the watchdog, return of the watchdog status such as maximum watchdog timeout that can be set, watchdog timeout interval, and watchdog timeout interval remaining.
- **Real-Time-Clock** - The SC firmware is responsible for providing access to the RTC. Features include setting the time, getting the time, and setting alarms.
- **System Counter** - The SC firmware is responsible for providing access to the SYSCTR. Features include setting an absolute alarm or a relative, periodic alarm. Reading is done directly via local hardware interfaces available for each CPU.

The Timer API is documented [here](#).

### 1.3.5 Interrupt Service

The System Controller needs a method to inform users about asynchronous notification events. This is done via the Interrupt service. The service provides APIs to enable/disable interrupts to the user and to read the status of pending interrupts. Reading the status automatically clears any pending state. The Interrupt (IRQ) API is documented [here](#).

### 1.3.6 Security Service

The SC firmware provides access to many security functions including:

- Image Authentication
- Generating, exporting, and loading key blobs
- Fuse programming
- Lifecycle management
- Attestation

The Security (SECO) API is documented [here](#).

See the SECO API Reference Guide for more info.

### 1.3.7 Miscellaneous Service

On previous i.MX devices, miscellaneous features were controlled using IOMUX GPR registers with signals connected to configurable hardware. This functionality is being replaced with DSC GPR signals. SC firmware is responsible for programming the GPR signals to configure these subsystem features. The SC firmware also responsible for monitoring various temperature, voltage, and clock sensors.

- **Controls** - The SC firmware provides access to miscellaneous controls. Features include software request to set (write) miscellaneous controls and software request to get (read) miscellaneous controls.
- **DMA** - The SC firmware provides access to DMA channel grouping and priority functions.
- **Temp** - The SC firmware provides access to temperature sensors.

The Miscellaneous (MISC) API is documented [here](#).

## Chapter 2

# Disclaimer

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions). While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREE↵NCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE P↵LUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobile↵GT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and ?Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

(c) 2020 NXP B.V.





## Chapter 3

# Porting Guide

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (SCFW). The SCFW is responsible for some aspects of system boot, power/clock management, and resource management. As a result, the SCFW implementation is specific to the board. Board specific implementation includes mandatory PMIC support and optional DDR configuration. It also includes optional resource partition configuration.

The board support is contained in a board module consisting of a board.c implementation file and the [board.h](#) interface file. The board.c file has to be ported to any new board.

Functionality in the board module includes:

- **Initialization** - used to initialize board data structures and sometimes HW.
- **Configuration** - used to configure the SCFW, including which resources it keeps.
- **DDR Configuration** - used to configure DDR; This function is called indirectly by the ROM with all true parameters.
- **Resource Config** - used to optionally defined and configure resource partitions required before starting other CPUs
- **PMIC Support** - initialization, power supply control, temp sensor configuration and reporting, etc.
- **Board Reset** - generate board reset; usually standard but could require something unique on some boards
- **Board Control** - interface that can be exposed to SCFW clients handing things like PMIC temp sensor access and user-controlled voltages

The [board.h](#) interface is documented in the [Board Interface Module](#) section.

## 3.1 Release

The SCFW is released for porting as a collection of object files, header files, make files, build scripts, and source code for the board module. Using this package, one can port board.c for a new board, compile it, and link with the delivered object files to create an SCFW binary.

SCFW is released and tested as part of other SW releases such as Linux and QNX OS releases. As a result, the SCFW port to a board must be based on the version of SCFW supplied with an OS release. SCFW object/porting packages should be supplied with OS releases.

The porting kit contains separate tar files for each SoC/version combination. These can be combined using the following command:

```
find scfw_export_mx8*.gz -exec tar --strip-components 1 --one-top-level=scfw_export_mx8 -xvzf {} \;
```

Note porting kits are self-extracting archives and should be executed on a Linux system. They can also be opened with utilities like 7-zip.

## 3.2 Build Environment

SCFW builds are compiled with a cross compiler and will only run on i.MX8 hardware. The SC firmware is a 32-bit program compiled using the GNU C compiler (gcc), debugged using the GNU debugger (gdb/ddd), and documented using doxygen. As a result, a GNU-compliant build environment is required. Linux must be used to compile target builds as that requires a cross compiler.

## 3.3 Tool Chain

This SW package builds on a Linux host machine. The toolchain for compiling should be obtained from the [ARM download site](#). The version used is the GNU Arm Embedded Toolchain: 8-2018-q4-major December 20, 2018. Download the toolchain source and follow ARM's instructions for compiling on the host Linux machine.

Install the cross-compile toolchain on the Linux host. The TOOLS environment variable then needs to be set to the directory containing the compiler directory. For example, if using the GCC 4.9 cross-compile tools chain and installing to /home/example/gcc-arm-none-eabi-8-2018-q4-major then TOOLS would be set to /home/example. Building also requires srec\_cat which is usually found in the Linux srecord package. Optionally the cppcheck package is also useful.

If using bash, then set the TOOLS environment variable as follows:

```
export TOOLS=<your path to dir holding the toolchain>
```

This can be added to .bash\_profile.user or .bash\_profile depending on the environment.

If using tcsh, then set the TOOLS environment variable as follows:

```
setenv TOOLS <your path to dir holding the toolchain>
```

This can be added to .tcshrc.user or .tcshrc depending on the environment.

## 3.4 Compiling the Code

The SC firmware can be fully compiled using the Makefile. The command format is:

Usage: make TARGET OPTIONS

SCFW targets are based on the die, not the part number. Some parts are phantoms of other die (for example QP is a phantom of QM) created by fusing options. Phantoms are supported at run-time by the SCFW reading the fuses and adapting. Note some parts are available as both a die and phantom (early samples).

There are three primary die targets:

- **qm** : i.MX8QM die
- **qx** : i.MX8QX die
- **dxl** : i.MX8DXL die

These generate the image (scfw\_tcm.bin) in their respective build directory.

There are several options that can be specified on the make command line:

Option	Action
V=0	quite output (default)
V=1	verbose output
D=0	configure for no debug
D=1	configure for debug (default)
DL=<level>	configure debug level (0-5)
M=0	no debug monitor (default)
M=1	include debug monitor
B=<board>	configure board (default=val)
U=<uart>	configure debug UART (default=0)
DDR_CON=<file>	specify DDR config file w/o extension
R=<srev>	silicon revision
T=<test>	run tests rather than boot next core

Note the debug level will only affect the code being compiled. It will not affect the code delivered in binary (i.e. object) form.

### 3.4.1 i.MX8QM (QP, some DM) Die Build

The i.MX8QM die targets are as follows:

Target	Action
qm	build for i.MX8QM die, output in build_mx8qm
clean-qm	remove all build files for the i.MX8QM die build

### 3.4.2 i.MX8QX (QXP, DX, DXP) Die Build

The i.MX8QX die targets are as follows:

Target	Action
qx	build for i.MX8QX die, output in build_mx8qx
clean-qx	remove all build files for the i.MX8QX die build

### 3.4.3 i.MX8DXL Die Build

The i.MX8DXL die targets are as follows:

Target	Action
dxl	build for i.MX8DXL die, output in build_mx8dxl
clean-dxl	remove all build files for the i.MX8DXL die build

### 3.4.4 Generic Targets

The Makefile supports some generic targets:

Target	Action
help	display help test
clean	delete all build directories

## 3.5 Production

When the SCFW is compiled for release into production devices, it is critical that this is done without debug (default is debug enabled, D=1) and without the debug monitor (default is no monitor, M=0). For example:

```
make qm R=B0 D=0 M=0
```

Turning off debug will eliminate the linking of the standard C library.

## 3.6 Porting

Porting starts with creating a copy of a NXP-supplied board port such as that for the MEK board (e.g. mx8qx\_mek). These are found in the platform/board directory. Note the validation board ports dynamically detect the PMIC which affects boot time. Production ports should not do this.

- Create a copy and name it soc\_board where soc is the name of the Soc and board is the name of the board
- The Makefile should be modified to compile all the board module files. Usually this is just board.c but it could also include other source files in the board directory such as DDR configuration code, etc.



- The board.bom file should be modified to include drivers required by the board file that are not part of the standard build. This is usually just PMIC drivers. LPI2C, GPIO, etc. drivers are built in already.
- Modify board.c to provide support for the new board.
- Build the SCFW as described in the next section (e.g. make qm B=newboard).

The resulting binary can be found in the output directory (e.g. build\_mx8qx) as scfw\_tcm.bin.

Note the board.c file can call any of the internal functions within the SCFW including driver functions and SCFW API functions. When calling SCFW API functions, use the internal version (those without the sc\_ prefix). For example, call `pm_get_clock_rate()` instead of `sc_pm_get_clock_rate()`. The internal functions don't take an IPC channel as the first parameter and instead take a calling partition number. Use SC\_PT for calls intended to come from the SCU and the partition number for calls intended to come from other partitions. The API description for the latter is included here for reference.

The SCFW is built on top of the MCUXpresso SDK. The CMSIS, C startup, and many of the drivers come from the KSDK. KSDK drivers include RGPIO, LPI2C, LPIT, LPUART, MU, and WDOG32. The RGPIO and LPI2C can be used in the board.c port to interface with the SCU RGPIO and SCU LPI2C.

## 3.7 Porting Notes

Below are some suggestions for board porting:

- Don't modify the section marked DO NOT CHANGE.
- Do not probe for a PMIC like the NXP validation board reference does (this consumes boot time).
- Don't communicate to the PMIC until absolutely necessary (I2C is slow).
- `board_parameter()` can be called at any time. If a return value is based on run-time detection (for example reading a GPIO) great care must be taken to ensure the return value is correct and that infrastructure is powered to allow this. This can be impossible if the API is not yet initialized. As a result, GPIO used for this should be connected to the SCU GPIO (not LSIO GPIO).
- Using the rom\_caller variable in your DDR config file to avoid running from ROM is faster and easier to debug but it is too late when booting the AP cluster from DDR.
- `board_dds_config()` might be called from the ROM (rom\_caller = SC\_TRUE). In this case, the SCFW startup has not yet run and it is not valid to call most SCFW function calls. **DSC\_AIRegisterWrite() and SYSCTR\_TimeDelay() are the only two functions that have are safe to call.** Most of the time this code is generated using the RPA tool and the generated code should not be modified.
- If M4 boot time is important and if the M4 code doesn't use DDR then don't configure DDR early. Wait until after the M4 has started. An 'early' parameter is passed to `board_init_dds()` to indicate which phase the call is occurring in.
- Configure any supplies always needed in `board_init()`. Keep in mind this is still pretty late in the boot process (only after the SCFW is loaded and run). Any supplies needed to load the SCFW from the boot device must be configured using the OTP in the PMIC.
- `board_set_power_mode()` and `board_set_voltage()` are where mapping of SoC power inputs to PMIC supplies should be done. These functions may be called as a result of a client calling `sc_pm_set_resource_power_mode()` on a SoC resource or when changing the frequency for some resources that then need a different voltage.

- There are eight resources defined for board-level components (board resources). These are SC\_R\_BOARD\_R0 through SC\_R\_BOARD\_R7.
- [board\\_trans\\_resource\\_power\(\)](#) is where mapping of board resource power inputs to PMIC supplies should be done. This function is called as a result of a client calling [sc\\_pm\\_set\\_resource\\_power\\_mode\(\)](#) on a board resource.
- [board\\_set\\_control\(\)](#) should be used if SCFW clients need to be able to set the voltage for PMIC supplies to board resources. The control would be SC\_C\_VOLTAGE. This function is called as a result of a client calling [sc\\_misc\\_set\\_control\(\)](#).
- If power supplies are shared, usage counters will need to be used to keep track of how many domains or resources are using a supply and only change its state when the counter transitions from 0 to 1 or 1 to 0.
- Drivers are provided for the NXP PF100 and PF8100/8200 PMICs. If a new PMIC needs to be supported then the code should just be part of the board code base (not a new driver).
- If PF8100/PF8200 CRC operation is needed PMIC\_CRC should be defined globally. Preferably in [board.h](#)
- [board\\_parameter\(\)](#) is used to return various board design option info. For example, is the PCIe driven from an internal or external clock.
- [board\\_rsrc\\_avail\(\)](#) returns SC\_TRUE if a resource exists. The default is to return that all exist. Some boards will remove power for some resource (DRC 1, or ADC). This function then has to tell the SCFW that is the case else the SCFW will attempt to access, hang, and the SCFW WDOG reset the system. This is also the case for some i.MX8 packages.
- Isolate HW for booting cores by defining resource partitions in [board\\_system\\_config\(\)](#). Note these partitions should then be specified in the boot container using the mkimage -p option.
- The SCU and various other SS have temp sensors. They are all programmed to have a panic alarm temp. This is normally 127C junction temp but may vary by SoC (see AI\_TEMP\_PANIC in [soc.h](#)). This value cannot be changed as part of porting. If the SCU sensor panics then the system will reset. If the other sensors panic then [board\\_panic\(\)](#) will be called and normally this is implemented to initiate a system reset.

### 3.8 Boot Flow

The i.MX8 boot architecture is described in a document by that name. By the time the SCFW runs, most of the initial images have been loaded (SCFW, SECO FW, AP IPL, M4 images, etc.). Loading of AP images is done later when the AP cores are started and run the ROM and/or AP IPL. All the loading is done by the SCU ROM and once it is done it jumps to the SCFW which has no ability to load anything further. The ROM does not start any of the CPUs. The SCFW does this only after it configures the isolation HW and is ready to field API requests from new running cores. The SCFW is also responsible for configuring the DRC if not already done by the SCU ROM via DCD. So, the basic boot flow of the SCFW is to configure the isolation HW, power up various parts of the SoC, configure the DDR, and start CPUs as requested by the ROM. It then enters a WFI loop executing API requests.

There are two primary boot modes supported by the SCFW: standard and early. In standard, no CPU is started until all the other steps are completed. At the end, all CPUs are started in the order they are requested by the ROM (which is based on the order they occur in the boot image). In early, some of the CPUs are started early before DDR is configured and before later CPUs are powered up or started. This mode is used to minimize the time from POR to M4 execution for some specific fast-boot use-cases. In this mode, early CPUs report they are done using [sc\\_misc\\_boot\\_done\(\)](#).

The boot mode is configured using one of the flags in the boot container. Bit 22 of the flags (SC\_BD\_FLAGS\_EARLY\_CPU\_START) must be set for early boot mode. This is done when the image is created using mkimage. The -flags argument passes a flag as a hex value. See [Boot Flags](#) for more info.

The boot flow diagrams below show the flow, including call-outs to the porting layer (board.c). Typical boot times are listed. These are measured values on existing i.MX8 reference boards. These times can change significantly as a result of board design, PMIC configuration, DDR configuration, and implementation of the porting layer. Compile is with DL=0 option to minimize debug output. The DRC is configured by the SCFW rather than by the ROM via DCD. The system config is an example that configures for all M4's to run in an isolated partition.

### 3.8.1 Standard Boot

The standard SCFW boot flow is show in the diagram below:




Figure 3.1 Standard SCFW Boot Flow

Details on the [board.h](#) interface are documented in the [Board Interface Module](#) section.

The typical boot times (measured on NXP reference boards) are as follows:

Phase	i.MX8QM B0 Time (ms)	i.MX8QX B0 Time (ms)	i.MX8QX C0 Time (ms)
Banner	0.1	0.1	0.1
Init	1.0	1.2	1.2
Config	4.6	4.2	3.1

Phase	i.MX8QM B0 Time (ms)	i.MX8QX B0 Time (ms)	i.MX8QX C0 Time (ms)
DDR	9.6	9.0	9.1
SConfig	7.6	3.3	3.1
Prep	5.8	4.7	3.9
Boot	31.8	25.6	22.1

The Boot time represents the time at which all the CPUs requested to be started by the ROM will be started (relative to the time SCFW runs).

### 3.8.2 Early Boot

The early SCFW boot flow is show in the diagram below:




Figure 3.2 Early SCFW Boot Flow

Details on the [board.h](#) interface are documented in the [Board Interface Module](#) section.

The typical boot times (measured on NXP reference boards) are as follows:

Phase	i.MX8QM B0 Time (ms)	i.MX8QX B0 Time (ms)	i.MX8QX C0 Time (ms)
Banner	0.1	0.1	0.1
Init	1.0	1.2	1.2
Config	4.6	4.2	3.1
DDR	9.6	9.0	9.1
SConfig	7.6	3.3	3.1
Prep	5.2	4.7	3.9
Early	14.5	9.4	7.7
Boot	31.9	25.7	22.2

The Early time represents the relative time at which the early cores will be started. The Boot time represents the relative time at which the remaining CPUs requested to be started by the ROM will be started (usually the AP core). Early cores are usually M4 cores and determined by calling [board\\_early\\_cpu\(\)](#).

Note that starting cores early is not sufficient to guarantee they can run to the point of handling critical tasks. SCFW API calls could block if the SCFW is configuring DDR, powering up other subsystems, or starting other CPUs. As a result, when in the early boot mode, the SCFW will wait for all cores started early to make an API call to inform the SCFW that they are past the critical boot stage and okay with SCFW API delays. The API call is [sc\\_misc\\_boot\\_done\(\)](#). While waiting on these calls, the SCFW is not proceeding to boot the non-early cores so this feature, while accelerating the boot of early cores, comes at the expense of boot time for non-early cores (usually the AP cores).

Note that the time reported for SConfig is dependent on customer-specific content added into the [board\\_system\\_config\(\)](#) function. The SConfig times reported above include resource partitioning for the MEK hardware selected by setting the SC\_BD\_FLAGS\_ALT\_CONFIG flag in the image container.

Note that the DDR times reported above are specific to initializing and training the LPDDR4 memory included on the MEK hardware.

PMIC fuses are normally set to insure all power supplies are enabled and the voltage is correct for starting subsystems required for initial boot. This includes supplies for all early CPUs. The overhead for communicating to the PMIC (usually via I2C) is too high in a critical boot time case. Dynamic PMIC programming should be restricted to the power up of non-early subsystems and CPUs (typically AP cores, GPU, etc.).

## 3.9 SNVS and SECO

On all current i.MX8, the SNVS is contained in the SECO module. As a result, only SECO can directly access the SNVS. SECO FW exposes some functionality (functionality it doesn't use for itself, e.g. LPGPR0) to the SCU via an MU. This functionality is documented in the SECO API Reference Guide. This includes the following SECO messages:

- AHAB\_WRITE\_SNVS\_PARAM\_REQ
- AHAB\_READ\_SNVS\_PARAM\_REQ
- AHAB\_MANAGE\_SNVS\_REQ

Internal to the SCFW, these are exposed by the SCFW [SECO Driver](#) as:

- [SECO\\_WriteSNVS\(\)](#) - do not call from board.c
- [SECO\\_ReadSNVS\(\)](#) - do not call from board.c

- [SECO\\_ManageSNVS\(\)](#)

While technically, these can be called in board.c code, it is advised not to use the first two. The [SECO\\_ManageSNVS\(\)](#) function can be used to implement tamper detect, persistent storage, etc. Many aspects of the SNVS are used by SECO and not available for use (e.g. LPGPR0) and this function will not allow access to those registers/fields. Note also the main part of the SCFW uses some functionality (e.g. LPGPR1) and these are not available for use in board.c. This usage could change with updated SCFW releases.

Some aspects of the SNVS are then abstracted via the SCFW [SNVS Driver](#). This does not abstract all the SNVS functionality. It only provides an API for the functions needed to implement the SCFW itself. Note that this includes management of the RTC (done internally in the SCFW) as well as the button, power off, etc.

Functions that can be called from board.c include:

- [SNVS\\_PowerOff\(\)](#)
- [SNVS\\_ConfigButton\(\)](#)
- [SNVS\\_ButtonTime\(\)](#)
- [SNVS\\_GetButtonStatus\(\)](#)
- [SNVS\\_ClearButtonIRQ\(\)](#)
- [SNVS\\_GetState\(\)](#)
- [SNVS\\_ReadGP\(\)](#)
- [SNVS\\_WriteGP\(\)](#) - idx = 2 or 3 only.

The SCFW [SECO](#) and [Timer](#) Service APIs make available some aspects of the SNVS to clients. This includes `sc_seco_tamper()` to configure tamper.

The `sc_seco_tamper()` function is implemented using [SECO\\_ManageSNVS\(\)](#). It limits the register ID range to 0x40-0x4C, 0xA0-0xEC, and 0xF8. It also only allows access to the caller that owns SC\_R\_TAMPER. By default this is the booting core. [board\\_config\\_sc\(\)](#) can be used to keep with the SCFW if that will manage tamper.

The SNVS API structure is shown in the diagram below:




Figure 3.3 SNVS Access APIs

## 3.10 Power Management IC

Note that the porting layer (board.c) abstracts all access to the PMIC. There is no access to the PMIC that does not go through this file. This allows board ports to adapt to any PMIC, even a discrete PMIC (or no PMIC). Supply voltages for SoC boot must be on by default out of reset. The SCFW contains MCU SDK drivers for LPI2C, LPUART, etc. and these can be used to communicate to a custom PMIC.

The i.MX8 SoC also has some HW control signals that must be supported on the board. The PMIC-specific I/O includes:

- SCU\_PMIC\_ON\_REQ - Driven by SNVS-LP to request system power on/off
- SCU\_PMIC\_STANDBY - Driven by SCU LPC as the last stage of KS1 entry and the first stage of KS1 exit
- SCU\_WDOG\_OUT - Driven by the SCU to reflect warm reset events. External power supply logic should return cold boot condition.
- PMIC\_INT\_B - Driven by PMIC for events corresponding to power/temperature triggers

### 3.11 Testing

When bringing up a new board, SCFW tests should be run before attempting to boot Linux. The tests are primarily used internally to NXP and not documented in detail beyond this section. In general, any hangs when running the tests indicate lack of power from the PMIC, incorrect board configuration, or improper DDR configuration. Tests are compiled in using the `T=<test>` option.

Test	Description
a5x	Tests Cortex-A subsystem(s) power up and access
all	Runs all automatic test
audio	Tests audio subsystem power up and access
cci	Tests CCI subsystem power up and access
conn	Tests connectivity subsystem power up and access
db	Tests DB subsystem power up and access
dblogic	Tests DBLOGIC subsystem power up and access
dc	Tests display subsystem(s) power up and access
ddr	Basic DDR test
dma	Tests DMA subsystem power up and access
drc	Tests that the DRC(s) can be powered, configured, and DDR accessed
dsc	Test that all subsystems can be powered and each DSC accessed
gpu	Tests GPU subsystem(s) power up and access
hsio	Tests HSIO subsystem power up and access
img	Tests imaging subsystem power up and access
lsio	Tests LSIO subsystem power up and access
m4	Tests M4 subsystem(s) power up and access
pm	Tests power management service
pmic	Tests PMIC temp sensor(s)
rm	Tests resource management service
temp	Tests all SoC temp sensors
timer	Tests timer service
vpu	Tests VPU subsystem power up and access

The first test that should be run on a new board is the dsc test. This will determine if all resources (not removed via `board_rsrc_avail()`) can be powered and accessed. The drc, and ddr tests should then be run to insure the DDR passes basic test. In the end, all tests should be run without hangs. Then the DDR stress test application should be run. Then OS booting can be tested.

All tests can be run as a single test if the `T=all` option is used. In this case, the tests are stored in an overlay image called `scfw_tests.bin`. This needs to be loaded into OCRAM (0x100000). This can be done using the `flash_scfw_test` target for `mkimage`.

### 3.12 Board IOCTL

The `sc_misc_board_ioctl()` function is passed almost directly to the `board_ioctl()` function. This can be used to implement customer-specific functionality. Three parameters are passed and returned by pointer and an error code is returned.

This call has no resource associated and therefore no security. The MU the API call came from is passed in and the partition number that owns that MU is also passed in. These can be used to implement some kind of security.



The `board_tick()` function can be used to do periodic things like implement a HW monitor or custom watchdog, etc. There are two user defined IRQs (SC\_IRQ\_USR1/2) back to the SCFW API clients that can be triggered using `ss_irq_trigger()`.

## 3.13 Debug

### 3.13.1 Logging

The SCFW can log to a UART. The `board.c` file determines which UART will be used. Ideally, this should be the SCU UART as use of any other UART will impact power as additional subsystems have to be powered up for the SCU to access other UARTs. Default baud rate is 115,200bps.

By default, the SCFW has debug enabled (D=1), with a debug level of 2 (DL=2). The default debug categories can be found in the `debug.h` file. The object files in the porting package are compiled with the default `debug.h` settings but with DL=0. The compile of the board port files can be controlled by modifying `debug.h` or overriding the debug level (DL option). This will only affect compilation so only the files being compiled (usually `board.c`) and not the files delivered as object files.

Debugging board port files should be done using the BOARD category which is enabled by default. Use the `board_↵_print()` macro. The format of this macro is the same as standard `printf()` but with a debug level parameter as the first argument. Output will occur if the dl argument is less than or equal to the debug level. The debug level can be set at compile via the `debug.h` or the `DL=<debug level>="">` make option.

```
board_print(dl, format string, optional args ...);
```

Output will occur if `dl <= DEBUG_LEVEL`.

Production SCFW should always be compiled with DL=0 to avoid extending boot time.

### 3.13.2 Debug Monitor

A debug monitor can be compiled into the SCFW using the M=1 make option. This can be used to R/W memory or registers, R/W power state, and dump some resource manager state. See [Debug Monitor](#) for more info.

Production SCFW should never have the monitor enabled (M=0, the default)!

### 3.13.3 JTAG

A JTAG debugger can also be used to debug the SCFW. Source-level debug is only available for the board port source files. Symbols are available in the object files as they are compiled with the `-g -Os` options. Note symbols should be stripped from final object files for production SCFW.

### 3.13.4 SC WDOG

The system controller includes watchdog hardware (WDOG) to protect the system by inducing a warm reset if the SCFW is unable to periodically service the WDOG timer. By default this is enabled by the SCFW at boot with a timeout of one second. Note this is not related at all to the SW watchdogs provided as an SCFW service to SCFW clients.

The system controller can reflect warm reset events including WDOG timeout events externally using the SCU\_WDOG\_↵\_OUT signal. Refer to the [Reset - Board Design](#) section for more information regarding interaction of SCU\_WDOG\_OUT and the external PMIC.

During development, it may be advantageous to inhibit the generation of internal/external SC WDOG events. Modifications to the `board_init` function allow users to control the SC WDOG configuration. It is recommended to add this SC WDOG configuration to the `BOOT_PHASE_HW_INIT` phase of `board_init` to make the settings active early during the boot of SCFW.

**NOTE: Disabling the SC WDOG or inhibiting the assertion of SC\_WDOG\_OUT effectively removes the protection against harm to the system that can be caused as a result of SCFW hangs. Please use with caution and only during development.**

Code added to board_init BOOT_PHASE_HW_INIT	Description
<pre>/* Disable System Controller WDOG */ WDOG32_Unlock(WDOG_SC); WDOG32_SetTimeoutValue(WDOG_SC, 0xFFFF); WDOG32_Disable(WDOG_SC);</pre>	<p>This sequence disables the SC WDOG. SCFW hangs <b>will not</b> result in a warm reset. SCFW hangs <b>will not</b> be reflected via SCU_WDOG_OUT.</p> <p>This configuration is useful if you want to attach a hardware debugger after the hang has occurred and inspect the SCU state.</p>
<p><b>For die targets with a dedicated SCU_WDOG_OUT pad:</b></p> <pre>/* Disable SCU_WDOG_OUT by switching pad to unused mux mode */ PAD_SetMux(IOMUXD__SCU_WDOG_OUT, 4U, SC_P←_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);</pre> <p><b>For die targets with SCU_WDOG_OUT multiplexed on JTAG_TRST_B:</b></p> <pre>/* Disable SCU_WDOG_OUT by switching pad to unused mux mode */ PAD_SetMux(IOMUXD__JTAG_TRST_B, 4U, SC_P←AD_CONFIG_NORMAL, SC_PAD_ISO_OFF);</pre>	<p>This sequence keeps the SC WDOG enabled but inhibits the assertion of SCU_WDOG_OUT. SCFW hangs <b>will</b> result in a warm reset. SCFW hangs <b>will not</b> be reflected via SCU_WDOG_OUT.</p> <p>Note that this configuration may not be needed if the PMIC is configured to keep the SC supplies powered after the assertion of SCU_WDOG_OUT. Refer to the <a href="#">Reset - Board Design</a> section for more information.</p> <p>This configuration is useful if you want to see the SC core registers captured after hang has occurred, including the PC. This information will be reported by the SCFW after a warm reset sequence that follows a WDOG timeout. An example of this report is shown below:</p> <pre>Reset reason = WDOG Previous SCFW boot incurred WDOG reset Exception stack frame: R0 = 0x20010F64 R1 = 0x00000000 R2 = 0x00000000 R3 = 0x200169D0 R12 = 0x00000001 LR = 0x1FFF98A7 PC = 0x1FFF98A6 PSR = 0x21000000</pre>

## Chapter 4

# Reference Boards

The SCFW has to be ported to the target board. This is because the SCFW has to be able to control board-level functions like PMIC, resets, DDR, and error handling. NXP provides reference ports to enable SCFW testing and to provide an initial starting point for customer ports.

NXP delivers two kinds of reference board ports:

- **VAL** - internal validation boards; modular with pluggable PMIC and base boards
- **MEK** - reference boards available to customers; pluggable base board

### 4.1 Image Compile

When compiling the SCFW, several options select which board and board configuration to use.

The build target and the B= option selects the board port. The arguments are used to generate the directory that will be used in the build. The directory is mx8[target]\_[B]. When porting the SCFW to a new board, start by copying a reference port to a new directory and use the B= option to select during the build.

The DDR\_CON= option is used to generate the file name for the DDR configure data (DCD) file. The name is dcd/[DDR\_CON].cfg. This file should be generated using the RPA tool.

### 4.2 Board Initialization

Board initialization takes place in `board_init()`. Board initialization is divided into phases. There are seven phases to board initialization. The first phase is system init (*phase* = `BOOT_PHASE_SYS_INIT`). This happens before any HW access is possible. The second phase is the API phase (*phase* = `BOOT_PHASE_API_INIT`) and initializes all of the board interface data structures. The third phase (*phase* = `BOOT_PHASE_HW_INIT`) is the HW phase and this initializes the board hardware. The fourth phase (*phase* = `BOOT_PHASE_EARLY_INIT`) is just before starting early CPU. The fifth phase (*phase* = `BOOT_PHASE_LATE_INIT`) is just before starting the remaining CPUs. The sixth phase (*phase* = `BOOT_PHASE_FINAL_INIT`) is the final boot phase and is used to wrap up any needed init. A test phase (*phase* = `BOOT_PHASE_TEST_INIT`) is called only when an SCFW image is built with unit tests and is called just before any tests are run. They are shown in the boot flow diagrams.

Typical initialization in each phase for NXP ports:

- **BOOT\_PHASE\_API\_INIT** - init any global variables in board.c.

- **BOOT\_PHASE\_HW\_INIT** - configure GPIO and/or pads required to drive board-level resets from the SCU RGPIOPIO.
- **BOOT\_PHASE\_EARLY\_INIT** - configure GPIO and/or pads required to drive board-level resets from the LSIO GPIO. This is because bus interconnects need to be powered.
- **BOOT\_PHASE\_FINAL\_INIT**- force PMIC init, configure the ON/OFF button
- **BOOT\_PHASE\_TEST\_INIT** - configure resources needed for unit tests to run

### 4.3 Debug Output

The SCFW can log data to a debug UART. It also has a debug monitor that can be exposed via the debug UART. The debug interface can also be exposed via the JTAG interface. To facilitate this, NXP reference ports make use of a build option (U=n) specified on the make line to select the debug interface. Customer boards don't need to UART selection as an option but it is highly recommended they make available the SCU UART for use during SCFW and OS porting debug.

The UART parameter is an integer. Its value is board dependent as the value is used in board.c.

For NXP MEK boards:

U	UART Config
0	No debug UART (default)
1	M4 UART
2	SCU UART
3	JTAG terminal

SCU UART is only available on later MEK board versions. SCU UART switch on the board must be ON. Turning on disconnects a couple of signals to the baseboard.

On the DXL MEK, option 1 is not used. Option 2 does not involve a switch on the board. It does however remove the M4 UART option for M4 code.

For NXP VAL boards:

U	UART Config
0	SCU UART (default)
1	JTAG terminal

This implementation affects the following board.c defines:

- **DEBUG\_TERM\_EMUL** - use JTAG
- **ALT\_DEBUG\_UART** - use the M4 UART (MEK only)
- **ALT\_DEBUG\_SCU\_UART** - use the SCU UART (MEK only)

These defines in turn affect the following functions:

- [board\\_get\\_debug\\_uart\(\)](#) - returns the debug UART instance
- [board\\_config\\_debug\\_uart\(\)](#) - powers up the UART, configures the UART, indicates UART is ready
- [board\\_disable\\_debug\\_uart\(\)](#) - powers off UART, indicate not ready
- [board\\_config\\_sc\(\)](#) - keep the UART resource and pads

Note the debug UART board rate defaults to 115200 for the real board and 4000000 for emulation.

## 4.4 System Configuration

Much of a board port is configuration of the SCFW and hardware. This includes configuration of board parameters, pads used by the SCFW, resource partitioning, and resource availability.

### 4.4.1 Board Parameters

The [board\\_parameter\(\)](#) function returns various parameters that affect the SCFW behavior. NXP ports return values for the following:

- **BOARD\_PARM\_PCIE\_PLL** - configure the PCIe PLL location
- **BOARD\_PARM\_KS1\_RESUME\_USEC** - DDR config value (see DDR section below)
- **BOARD\_PARM\_KS1\_RETENTION** - DDR config value (see DDR section below)
- **BOARD\_PARM\_KS1\_ONOFF\_WAKE** - DDR config value (see DDR section below)
- **BOARD\_PARM\_DC0\_PLL0\_SSC** - DC0 PLL0 spread spectrum config
- **BOARD\_PARM\_DC0\_PLL1\_SSC** - DC0 PLL1 spread spectrum config
- **BOARD\_PARM\_DC1\_PLL0\_SSC** - DC1 PLL0 spread spectrum config
- **BOARD\_PARM\_DC1\_PLL1\_SSC** - DC1 PLL1 spread spectrum config

A complete list of the possible parameters is listed in the docs for `board_parm_t` in [board.h](#).

Spread spectrum parameters can return `BOARD_PARM_RTN_NOT_USED` to disable spread spectrum or `BOARD_PARM_SSC_N_nnn` to specify the spread percentage.

### 4.4.2 Pad Configuration

The board port is responsible for configuring pads used by the board port itself. This includes pads for any PMIC I2C, GPIO control, pads for the debug UART, etc.

- [board\\_init\(\)](#) - configure pads required for GPIO driven board resets
- [board\\_config\\_debug\\_uart\(\)](#) - configure pads for the debug UART

In NXP ports, pads for I2C to the PMIC are configured when the PMIC is initialized. This is done as late as possible (as a result of a need to communicate to the PMIC).

### 4.4.3 Resource Availability

The [board\\_rsrc\\_avail\(\)](#) function is used to tell the SCFW that a resource normally available on the SoC die is not. This causes the SCFW to not access the peripheral and also result in the SCFW reporting to API clients that the resource is not available. Note a resource may be unavailable because it isn't connected on the board or because it isn't connected inside of the SoC package (the SCFW is unaware of the package). The SCFW automatically handles resources disabled via fuse.

For most NXP ports, the only resource reported as unavailable is the second DDR controller if the DDR configuration from the RPA tool indicates the second controller isn't used.

### 4.4.4 Resource Configuration

Resource configuration consists of allocating resources to various partitions. At boot, there are typically three partitions by default: SCU, SECO, and boot.

### 4.4.5 SCU Resources

The SCFW keeps resources it needs to operate. In [board\\_config\\_sc\(\)](#), additional resources that the SCFW needs to keep as a result of their use in board.c, need to be assigned to the SCU partition. This is typically UART, GPIO, and PMIC I2C. Both the IP and the pads used by the IP need to be assigned to the SCU partition. NXP ports do this based on the board design and the debug UART configuration.

### 4.4.6 Boot Resource Partitioning

By default, there is only one boot partition. It contains all the resources not used by the SCU or SECO. This includes all the CPUs. These can be started but will have no protection from each other. This configuration isn't practical for production devices and normally needs to be modified to partition the resources before starting the CPUs. If only one CPU is started by the ROM, then this partitioning can be done later in the boot by the started CPU. If multiple CPUs are started by the ROM, then this needs to be done in the SCFW first in [board\\_system\\_config\(\)](#).

For NXP implementations, there is a need for two configurations decided at run-time. One where all the resources remain in the boot partition (used for individual OS testing) and one where the resources are partitioned like a production system (used for multi-OS testing). To facilitate doing this without rebuilding the SCFW, the SC\_BD\_FLAGS\_ALT\_CONFIG flag in the boot container is used.

In all cases, the memory size is adjusted by using [rm\\_memreg\\_frag\(\)](#) and [rm\\_memreg\\_free\(\)](#) to carve out the unused memory and remove it from the memory region list. This is the only task done in [board\\_system\\_config\(\)](#) when the SC\_BD\_FLAGS\_ALT\_CONFIG flag is not set.

When the SC\_BD\_FLAGS\_ALT\_CONFIG is set, partitions are created for each M4 and for unused resources. The specific mix of peripherals, memory, and pads is a function of the test environment needs for NXP multi-OS testing. An M4 partition typically includes the M4 CPU, the other resources in the M4 subsystem, the M4 TCM, a chunk of DDR, a region of FlexSPI, and some MUs for communication.

### 4.4.7 Early CPUs

The NXP board ports return the M4 CPUs as early CPUs from [board\\_early\\_cpu\(\)](#). This means if the container is built with the SC\_BD\_FLAGS\_EARLY\_CPU\_START flag set then the M4 CPUs will be started before the AP CPUs. The M4 CPUs must indicate they are done booting by calling [sc\\_misc\\_boot\\_done\(\)](#) before the SCU watchdog expires.

## 4.5 DDR Configuration

When the system boots, it can initialize DDR in one of two ways. The ROM can do this by calling into the SCFW. If it doesn't, then the SCFW will do this.

### 4.5.1 DDR Init by ROM

When the boot container is created using mkimage, if "-dcd skip" is not specified, then the ROM will initialize DDR. This is required if the ROM needs to load any images into DDR. It does this by calling `main_dcd()` once the SCFW is loaded into TCM. This function has a known entry point the ROM can find. This function calls `board_ddr_config()` with `SC_TRUE`, `BOARD_DDR_COLD_INIT`. Note this is called before the SCFW is initialized so this function cannot safely call other SCFW functions outside of `board.c` or access global variables.

### 4.5.2 DDR Init by SCFW

SCFW will always call to initialize DDR. It does this two times, once before the early CPU start phase and once before the late CPU start phase. This is done by calling `board_init_ddr()` with early and `ddr_initialized` parameters. The early parameter will be `SC_TRUE` when called during the early phase. The `ddr_initialized` parameter will be `SC_TRUE` if the DDR was configured by the ROM.

The `board_init_ddr()` function usually does the following:

1. allocate global storage needed for DDR maintenance routines like retention or DQS2DQ training
2. return if the phase (early parameter) is not when it is desired to initialize DDR
3. if ROM did not init (`ddr_initialized` parameter), then init DDR by calling `board_ddr_config()` with `SC_FALSE`, `BOARD_DDR_COLD_INIT`
4. call `ddrc_lpddr4_derate_init()` to configure derate training
5. call `soc_ddr_config_retention()` to configure retention
6. call `soc_ddr_dqs2dq_config()` to configure DQS2DQ training
7. optionally call `soc_ddr_dqs2dq_init()` to configure manual periodic DQS2DQ training
8. call `board_ddr_derate_periodic_enable()` to enable derate training

Most of the above is enabled or disabled using defines declared in the DCD file.

### 4.5.3 DDR Configuration

The main function used to configure DDR is `board_ddr_config()`. This is called by ROM and the SCFW for various configuration actions. It has two parameters: `rom_caller` and `action`. The `rom_caller` parameter will be `SC_TRUE` when called by the ROM and `SC_FALSE` when called from `board_init_ddr()`. The `action` parameter will be one of the following (see `board_ddr_action_t`):

- **BOARD\_DDR\_COLD\_INIT** - init DDR from POR (code from DCD)
- **BOARD\_DDR\_PERIODIC** - run periodic training by calling:
  - `soc_ddr_dqs2dq_periodic()`

- **BOARD\_DDR\_SR\_DRC\_ON\_ENTER** - enter self-refresh (leave DRC on) by calling:
  - `board_ddr_derate_periodic_enable()` with `SC_FALSE`
  - `board_ddr_periodic_enable()` with `SC_FALSE`
  - `soc_self_refresh_power_down_clk_disable_entry()`
- **BOARD\_DDR\_SR\_DRC\_ON\_EXIT** - exit self-refresh (DRC was on) by calling:
  - `soc_refresh_power_down_clk_disable_exit()`
  - `ddrc_lpddr4_derate_init()`
  - `board_ddr_derate_periodic_enable()` with `SC_TRUE`
  - `soc_ddr_dqs2dq_periodic()`
  - `board_ddr_periodic_enable()` with `SC_TRUE`
- **BOARD\_DDR\_SR\_DRC\_OFF\_ENTER** - enter self-refresh (turn off DRC) by calling:
  - `board_ddr_derate_periodic_enable()` with `SC_FALSE`
  - `board_ddr_periodic_enable()` with `SC_FALSE`
  - `soc_ddr_enter_retention()`
- **BOARD\_DDR\_SR\_DRC\_OFF\_EXIT** - exit self-refresh (DRC was off) by calling:
  - `soc_ddr_exit_retention()`
  - `ddrc_lpddr4_derate_init()`
  - `board_ddr_derate_periodic_enable()` with `SC_TRUE`
  - `soc_ddr_dqs2dq_init()`
  - `board_ddr_periodic_enable()` with `SC_TRUE`
- **BOARD\_DDR\_PERIODIC\_HALT** - halt periodic training by calling:
  - `board_ddr_derate_periodic_enable()` with `SC_FALSE`
  - `board_ddr_periodic_enable()` with `SC_FALSE`
- **BOARD\_DDR\_PERIODIC\_RESTART** - restart periodic training
  - `ddrc_lpddr4_derate_init();`
  - `board_ddr_derate_periodic_enable()` with `SC_TRUE`
  - `soc_ddr_dqs2dq_periodic()`
  - `board_ddr_periodic_enable()` with `SC_TRUE`
- **BOARD\_DDR\_DERATE\_PERIODIC** - run periodic derate
  - `ddrc_lpddr4_derate_periodic()`
  - `board_ddr_derate_periodic_enable()` with `SC_FALSE`

Most of the above is enabled or disabled using defines declared in the DCD file.



#### 4.5.4 RPA Tool

The DCD configuration file is generated using the RPA tool. This is a spreadsheet that contains DDR configuration parameters and outputs data that is copied into the \*.cfg file. The configuration file is converted by the SCFW build tools into a header file. This header is included in the board.c file twice, once at the top to declare defines and once in the `board_ddr_config()` function to define the DDR configuration implementation.

## 4.6 Power Management

The PMIC is managed by the SCFW on a private I2C bus. The recommended PMIC is the PF8100/PF8200. PMIC drivers are located under `drivers/pmic`. Current drivers use a common I2C layer for communication in `drivers/pmic/fsl_pmic.c`. The individual device drivers make use of these functions to format and send individual I2C messages.

For boards where multiple PMICs are used and are defined at runtime (**VAL**) a function table is used at `board/pmic.c`. Depending on what PMIC is detected the PF8100 or PF100 functions will be called. For boards that only have a predefined PMIC (**MEK**) the direct driver functions should be called instead.

Board power management is split into required power rails such as {AP cores, GPU} and peripherals power rails. Required power rails are managed through `board_set_power_mode()` and `board_set_voltage()`. Peripheral power rails are managed via the `board_trans_resource_power()`.

General power modes for the entire system are managed via `board_power()` and `board_lpm()`. `board_power()` is called to power off the system completely while `board_lpm()` is called to enter and exit low power for the system.

Supplies required for boot will change per SoC and should be checked on the datasheet.

- `pmic_init()` - Calling this takes place very late in the boot process because of boot time considerations. In cases where there are critical adjustments to be done before M4 or AP boot this should be moved up. In this function the PMIC detection and any configuration changes for the OTP are done.

One example of this can be found in the QM DDR4 validation port. In this case the DDR rail voltage must be changed to support the DDR4 memory before DDR initialization can take place. For this case the ROM skips the DDR initialization and defers it until SCFW. SCFW then changes the PMIC voltage and configures DDR before kicking off the AP core.

In production SCFW ports `pmic_init()` should be deferred to as late as possible to optimize boot time.

- `board_set_power_mode()` - This function sets the power mode of the required rails based on the assigned regulators under `pmic_get_info()`. This mapping should be updated according to board design.
- `board_set_voltage()` - In conjunction with `board_set_power_mode()` sets the voltage for required rails. This function also gets the mappings from `pmic_get_info()`. Depending on the mapped regulators the valid voltages could change thus the return must be checked.
- `board_trans_resource_power()` - This function implements any power changes for the 8 board resources. If the resource has a different voltage in LP or STBY modes this should be implemented here as well.
- `board_lpm()` - Function to make any voltage or power state changes for transitioning to low power modes.
- `board_power()` - Function called to turn system off completely.
- `PMIC_IRQHandler()` - Should be implemented to handle any enabled interrupts of the PMIC. In the provided NXP ports this function only handles the temperature interrupts from the PMIC. This can be extended to handle any interrupts such as OV/UV detection or PMIC WDOG.

### 4.6.1 PMIC Temperature Sensors

The PMIC temp sensors are controlled via the [board\\_set\\_control\(\)](#) and [board\\_get\\_control\(\)](#) functions. The SC\_C\_TEMP control allows reading of the temp and SC\_C\_TEMP\_HI allows for R/W of the alarm value (by default set to max). The SC\_C\_TEMP\_LOW control is not supported. The NXP PMICs cannot return the actual temperature. They only indicate if the temperature is above various fixed temp points with pretty large gaps between them. The PMIC interrupt handler [PMIC\\_IRQHandler\(\)](#) notifies SCFW clients of an alarm event.

## 4.7 Reset and Fault Handling

The NXP implementations of board.c handle reset and faults as follows:

- [board\\_reset\(\)](#) - all type/reasons initiate a system reset via NVIC\_SystemReset()
- [board\\_cpu\\_reset\(\)](#) - M4 lockups/memory errors result in calling [board\\_fault\(\)](#), all others result wdog action for the partition owning the CPU
- [board\\_reboot\\_part\(\)](#) - no action override
- [board\\_reboot\\_part\\_cont\(\)](#) - no action override
- [board\\_reboot\\_timeout\(\)](#) - force board reboot on partition reboot timeout
- [board\\_panic\(\)](#) - generate board reset by calling [board\\_reset\(\)](#)
- [board\\_fault\(\)](#) - for debug images disable watchdog and halt, for non-debug images call [board\\_reset\(\)](#)
- [board\\_security\\_violation\(\)](#) - no action

Note many of these actions may not be appropriate for a production image.

## 4.8 Button Handling

The button is configured in the BOOT\_PHASE\_FINAL\_INIT phase of [board\\_init\(\)](#). It is configured for a rising edge interrupt. Debounce and power off times are left as default. The interrupt handler [SNVS\\_Button\\_IRQHandler\(\)](#) just clears the interrupt and notifies SCFW clients.

## Chapter 5

# Usage

### 5.1 SCFW API

Calling the functions in the SCFW requires a client API which utilizes an RPC/IPC layer to communicate to the SCFW binary running on the SCU. Application environments (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

The SCFW API is documented in the individual API sections. There are examples in the Details section for each service.

- [Resource Management](#)
- [Power Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Miscellaneous](#)

### 5.2 Loading

The SCFW is loaded by including the binary (scfw\_tcm.bin) in the boot container.

### 5.3 Boot Flags

The image container holding the SCFW should also have the boot flags configured. This is a set of flags (32-bits) specified with the -flags option to mkimage.

These are defined as:

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

See the [sc\\_rm\\_partition\\_alloc\(\)](#) function for more info. Note some of the flags are inverted before calling this function! This results in a default (all 0) which is appropriate for normal OS execution. That is a partition which is secure, isolated, not restricted, not grant, coherent, no early start, and no DDR test.

## 5.4 CPU Start Address

The execution address passed in the boot container is used by the SCFW to start the CPU. This is done by calling [sc\\_pm\\_boot\(\)](#) or [sc\\_pm\\_cpu\\_start\(\)](#), depending on the partition info specified in the container. This address is restricted by the hardware implementation.

### 5.4.1 Cortex-A Start Address

These cores are restricted to the following. Note the allowed address is CPU dependent.

Address	CPU
0x00000000	Any
0x00000040	1
0x00000080	2
0x000000C0	3
0x00000100	0
0x00000140	1
0x00000180	2
0x000001C0	3
0x00010000	1
0x00020000	2
0x00030000	3
0x80000000	Any
0x80000040	1
0x80000080	2
0x800000C0	3
0x80000100	0
0x80000140	1
0x80000180	2
0x800001C0	3
0x80010000	1
0x80020000	2
0x80030000	3

Some devices alias OCRAM to ROM. On these, if an OCRAM address is specified the SCFW will modify it to a ROM address. This will allow the code to be fetched from the OCRAM. Be warned the PC will be in the ROM address space.

#### 5.4.2 Cortex-M Start Address

The hardware has no mechanism to set the boot address. These cores will always start at the beginning of TCM. The SCFW will take any other address specified and write a jump instruction to the beginning of TCM.

### 5.5 Cortex-M4 DDR Aliasing

Devices without a SMMU include a basic translation block that can be leveraged to alias DDR memory onto the Cortex-M4 code bus. This aliasing allows performance improvements when Cortex-M4 code is located in DDR memory. The Cortex-M4 image can active aliasing during execution by updating the MCM Process ID register (MCM\_PID). The DDR region will be aliased to the FlexSPI0 memory-mapped (XIP) space.

The following mappings are supported:

MCM_PID	DDR Region	Size	Alias
0x7E	0x88000000 - 0x8FFFFFFF	128MB	0x08000000 - 0x0FFFFFFF
0x7F	0x90000000 - 0x97FFFFFF	128MB	0x10000000 - 0x17FFFFFF
Other	N/A	N/A	No Alias

Aliasing must be activated while executing from a non-aliased region. The recommended flow to boot the Cortex-M4 into an aliased DDR region is as follows:

- Link the image for the aliased region
- Reset vector must point to unaliased DDR start address
- Specify the load address to be unaliased DDR region in the boot container
- After Cortex-M4 execution begins from unaliased DDR, jump to the aliased region

Notes:

- Enabling aliasing via the MCM\_PID will result in loss of access to the corresponding FlexSPI address space.
- Use caution when using the Cortex-M4 code and system bus caches while aliasing is active to avoid coherency issues.



## Chapter 6

# Resource Management

SCFW is responsible for managing ownership and access permissions to system resources. The resource management functions of the SCFW are used to divide up the System on a Chip (SoC) resources and to control master transaction attributes and peripheral access permissions. The features supported by the SCFW are:

- Management of system resources such as SoC peripherals, memory regions and pads.
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments.
- Allows owners to configure access permissions to resources.
- Provides hardware enforced isolation.

See the [Overview](#). The Resource Management (RM) API is documented [here](#).

### 6.1 Partitions

One of the primary concepts of resource management in the SCFW is resource partitions (aka partitions). These are used to define a 'logical SoC' made up of resources, pads, and memory regions.

Partitions have the following characteristics. All partitions:

- can be created and destroyed, at boot and dynamically during run-time,
- have a hierarchical relationship, every partition has a parent,
- own resources (master and peripheral), pads, and memory regions,
- are restricted, by default, to only accessing the resources they own,
- can be booted, rebooted, and powered down,
- have a power state; can transition to other power states,
- have a watchdog timer, RTC alarm, and system counter alarm.

Partitions are created by calling the SCFW to allocate them. Resources, pads, memory regions, etc. are then assigned or moved to the new partition thus defining the 'logical SoC'. The SCFW uses an assignment scheme for resource management rather than an allocation scheme. This is similar to virtualization and VMs.

At boot all resources belong to one partition. The SCFW creates some partitions in the board porting layer and then others are created dynamically by the running CPUs. Partitions should be created in the SCFW for any CPU that will be started by the SCFW due to parameters passed from the ROM and defined in the boot image containers.

Partitions can be created in several ways. They can be created by default by the SCFW using parameters passed from the ROM (determined by parameters in the boot container), they can be created in the `board_system_config()` function of the board porting layer of the SCFW, or be created dynamically by calling `sc_rm_partition_alloc()`.

Partitions have several attributes that are defined when they are created:

- **Secure** - by default, master would generate secure transactions and resources would require secure access. Only a secure partition can create another secure partition. Used primarily for TrustZone.
- **Isolated** - use XRDC2 to isolate. Should be true for all partitions except when a secure partition creates a non-secure partitions running on the same CPU as a secure partition. This parameter just results in the partition having the same DID as the parent.
- **Restricted** - true if the partition cannot create partitions.
- **Grant** - true if all resources in this partition should always remain accessible to the parent. Only used when creating a partition with no CPUs. Useful to just isolate the access of a bus master like a DMA channel to a subset of memory.
- **Coherent** - true if this partition will contain both AP clusters running in an SMP configuration.

The boot partition parameters come from the container. See the [Boot Flags](#) section.

In addition, partitions can be made confidential using the `sc_rm_set_confidential()` function. A confidential partition cannot not have any resource or memory assigned to it anymore. Useful for some security related use-cases.

The parent/child relationship directly affects partition reboot. When a partition is rebooted, its child partitions are automatically deleted and all resources returned to the parent. This allows the parent to rerun and again recreate the child partition like it did when it ran the first time. For more information on resets and partition reboot, see the [Reset](#) section of the Porting Guide.

## 6.2 Resources

Resources represent the IP blocks in the SoC. They can be masters (i.e. generate bus transactions), peripherals (i.e. have a programming model), or both. Resources always have an owning (only one) partition. Access control of resources consists of two primary mechanisms:

- **API Access** - the SCFW API functions use info like the calling partition and resource parameter to decide if actions can be take on a resource. The ownership of the resource and hierarchical relationship of the owning partition and the calling partition are used to decide if operations are authorized. These access rights vary by function and are described in the function documentation.



- **Hardware Protection** - the SCFW programs the underlying [protection hardware](#) (XRDC2 in the case of i.MX8) to control which masters can access which peripherals. Access permissions are maintained for each resource and can be set by the owner for each accessing partition. By default, only masters in a partition can only access peripherals in the same partition.

Resources can be assigned or moved by the owner to another partition. Master resources can have security, privilege, SMMU bypass, and streamID (SID) set. Peripheral resources can have access permissions set. The security state of masters can only be set if the partition owning the master is secure. Master resources generate a domain ID (DID) on the bus identifying what partition they belong to. All master resources in a partition generate the same ID so they all have the same access rights (CPUs and all other bus masters). For example, a DC assigned to a partition can only access memory accessible to that partition. The partition needs to either own the memory or the memory needs to have access rights granted to that partition using [sc\\_rm\\_set\\_memreg\\_permissions\(\)](#). If this needs to be a subset of memory then a new memory region should be created using one of the split or frag functions.

Note that not all resources have independent access controls. This is a function of the hardware design. Some peripherals share access control programming. This is often the case for display and camera interfaces. The entire interface (interface IP, PWM, I2C, LPCG, etc.) are in a single 64K page and have a single access control slot.

While Cortex-A cores part of a cluster can be assigned to different partitions, this is not guaranteed to always identify bus transactions as belonging to a core. Due to variations in microarchitecture of different Cortex-A cores, they have varying abilities to identify traffic as belonging to a specific core. This ability depends on transaction type (strongly ordered, device, exclusive, normal, etc.) as well as L1/L2 cache usage. Because cores can define these transaction properties themselves, isolation between CPUs in a cluster can never be considered secure. Because of this, i.MX8 processors do not have a product requirement to support this capability and the ability to isolate cores is not tested. CPUs in a cluster should always be in the same partition as the cluster.

## 6.3 Pads

Pads represent the individual pads of the SoC. They are owned by partitions. They have no direct access, so access control is similar to the SCFW API access control of resources.

## 6.4 Memory Regions

Memory regions represent blocks of memory with a start and end address. Once defined, they have ownership and access controls similar to resources. They support both kinds of access protections. The memory region owner can:

- assign/move to another partition
- can create a new memory region within the bounds of an existing owned region
- can split a region
- can configure access permissions

The SCFW implementation supports a maximum of 64 memory regions. Beyond this, the HW implementation further restricts the number of regions and this restriction varies depending on what HW checker is used for each memory and how many regions that specific checker supports. For example, most i.MX8 SoC have a limit of 16 regions for the DDR address range. Of these 16, one is used by the SCFW to define a I/O space pass through so the effective limit for SCFW API use is 15 unique DDR regions. Also, the SCFW will optimize usage of the HW regions. For example, if two regions are coincident, it will only use one HW region to enforce the access policy. These totals are for the entire system.

## 6.5 SCFW API

CPUs in partitions make SCFW API calls via a [remote procedure call \(RPC\) mechanism](#). The RPC mechanism serializes the call and sends it over an inter-processor communication (IPC) mechanism implemented via message units (MU). Message units are resources and since all resources are owned by a partition, the SCFW can identify the owner and hence determine the calling partition. The calling partition is often used to determine if an operation is allowed or not.

The SCFW has the following services that operate on partitions and resources:

- **Resource Management (RM)** - used to manage partitions, resources, pads, memory regions
- **Power Management (PM)** - used to boot, reboot, and change power state of partitions and resources
- **Timer** - used to configure and use partitions-specific watchdogs and alarms
- **Interrupt (IRQ)** - used to manage interrupts sent to partitions via their MUs

The other services (pad, miscellaneous, and security) do not operate on partitions or resources. The Resource Management (RM) API is documented [here](#).

Note there are eight MUs (five in LSIO, one in each M4, and one in the SCU itself) that are used to communicate to the SCFW). This is because one end of each of these is accessible only via a private bus used by the SCU.

- SC\_R\_MU\_0A-4A (A side used by CPUs, B-side used by SCU)
- SC\_R\_M4\_0\_MU\_1A (A side used by CPU, B-side used by SCU)
- SC\_R\_M4\_1\_MU\_1A (A side used by CPU, B-side used by SCU)
- SC\_R\_SC\_MU\_1A in the SCU (both sides used by SCU for loopback testing)

The SCFW does not dictate which CPU uses each of these. Access is controlled by the standard SCFW RM partitioning. SCFW has to power at least one up for each CPU and these are specified in the boot container. The default in mkimage is the M4 MU for each M4 and MU\_0A for the AP.

Beyond this, all usage is determined by the board.c port and the AP/M4 SW. Access to MUs is controlled by the SCFW RM partitioning which is configured in board.c and at run-time by the SW themselves. Typical usage is MU\_0A is kept and used by the AP secure code and MU\_1A is used by the AP non-secure code. Using AP clusters to run separate OSes or using a hypervisor would require additional usage of these MUs.

## 6.6 Hardware Resource/Memory Isolation

The i.MX8 SoC contains a mix of Cortex-A and Cortex-M CPUs which frequently operate in an asymmetric mode with different software environments executing on them (OSes, RTOSes, etc.). To keep these SW environments from unintentionally interfering with each other, i.MX8 contains HW mechanisms to enforce isolation. These mechanisms operate in a manner similar to ARM's TrustZone in that transactions from masters are annotated with user-side band information to indicate their domain and the access controls allow/disallow access to peripherals/memory based on this information.

The HW that does this is the XRDC2 (aka XRDC). The XRDC consists of a manager (per subsystem), MDAC, PAC, MSC, and MRC components. The MDAC is used to annotate the transactions and the PAC, MSC, and MRC are used to control access. See the figure below for the basic XRDC integration architecture. In i.MX8, the XRDC replaces the RDC and TrustZone components (CSU, TZASC, etc.) found in previous i.MX processors.




Figure 6.1 XRDC Interaction for Bus Transactions

There are five XRDC components:

- **Manager (MGR)** - provides the programming interface for the entire XRDC
- **Master Domain Assignment Controller (MDAC)** - identifies transaction sources/types and appends information such as domain ID (DID), streamID (SID), etc.
- **Peripheral Access Controller (PAC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports up to 128 different peripherals (IPS or APB based); based on module enables and/or select signals so has no concept of addressing
- **Memory Space Controller (MSC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports a single memory space; has no concept of addressing
- **Memory Region Controller (MRC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports multiple memory spaces by allowing the overall space to be divided into regions (with programmable start/end addresses)

The SCFW configures the XRDC2 components based on partition, resource, and memory region configuration. For more information on the XRDC capabilities, refer to the XRDC2 section of the RM.

## 6.7 Example

The following shows the partition creation for an example system. Initially, the SCFW creates three partitions. The SCFW and SECO partitions are secure and isolated. The boot partition parameters depend on the boot [flags](#) from the boot image container. These would also normally be secure and isolated. The boot partition contains all the memory and almost all the resources. Only the minimal resources required for the SCFW and SECO to function are owned by those partitions.

Initial RM partition state:

- Partition 0: SCFW
- Partition 1: Boot partition
- Partition 2: SECO




Figure 6.2 Initial Partition Configuration

Before starting the CPUs, the SCFW calls [board\\_system\\_config\(\)](#). This is where the partitions are created for CPUs started by the SCFW. These partitions usually have code loaded by the ROM and execution automatically started by the SCFW. Partitions can also be created for CPUs that aren't started immediately by the SCFW. Code can be loaded for these partitions by the ROM at boot by defining them as data images with `mkimage`. Code could also be loaded by the parent so long as it has access rights to the memory. The parent can then boot such a partition later by calling [sc\\_pm\\_boot\(\)](#). An M4 partition would normally be non-secure.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4




Figure 6.3 Board Partition Configuration

The boot partition can also be considered the ATF partition because that is the first thing run on the AP core. ATF creates a partition for Linux to use. This partition would typically be non-secure and not isolated. The Cortex-A CPUs, MU0A, the SC\_R\_SYSTEM resource, and a little bit of memory are kept by the ATF partition. All other resources are assigned to the Linux partition.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4
- Partition 4: Linux




Figure 6.4 Final Partition Configuration

ATF starts Linux. Linux could dynamically create an additional partition for the other M4 to handle something like sensor fusion or a media processing engine.



## Chapter 7

# Power Management

SCFW is responsible for managing the power state of the SoC. This includes static and dynamic power management, clock management, and reset control. The features supported by the SCFW are:

- Changing the power state of the system, partitions, and resources.
- Configuring clocks and PLLs.
- Configuring and responding to wake-up sources.
- Reset control including booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

See the [Overview](#). The Power Management (PM) API is documented [here](#).

### 7.1 Wake from Low Power

#### 7.1.1 Wake Event Sources

The SoC RM provides some background on the wakeup capability of the IRQSTEER and GIC modules. The wakeup outputs of the IRQSTEER and GIC are connected to IRQ lines of the SCU and fielded by SCFW to wake up the respective CPU for wake event processing. The [SCFW Interrupt Service](#) can also generate wakeup events that do not require the GIC or IRQSTEER to remain active. Each of these wake events sources are described in the sections below. Note the tradeoff between flexibility of the wakeup method and power consumption that must be considered during system design.

#### 7.1.2 GIC Wake Events

The GIC module provides a facility to transition each redistributor interface into a sleep state with wakeup capability. AP software uses the GICR\_WAKER register to quiesce the respective redistributor interface. Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using [sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode\(\)](#). Note that the GIC must be powered and clocked to generate a wake event. The following table shows the GIC wakeup options available:

sc_pm_req_cpu_low_power_↔ mode wake_src parameter	Wakeup Description	Notes
SC_PM_SRC_GIC	GIC wakeup will cause SCFW to wake the respective CPU	GIC resource must remain powered and clocked (power mode $\geq$ LP). System power consumption will be higher to keep respective subsystem with GIC powered and clocked. K↔S1 power mode is inhibited with this wake method.
SC_PM_WAKE_SRC_IRQSTEE↔ R_GIC	Refer to IRQSTEER wake events in the next section	

### 7.1.3 IRQSTEER Wake Events

One of the IRQSTEER module instances (SC\_R\_IRQSTR\_SCU2) is reserved for AP wake events. The IRQST↔EER does not require clocks to generate a wakeup event and therefore offers lower power consumption than GIC wakeup methods. Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using [sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode\(\)](#). Note that the IRQSTEER must be powered to generate a wake event. The following table shows the IRQSTEER wakeup options available:

sc_pm_req_cpu_low_power_↔ mode wake_src parameter	Wakeup Description	Notes
SC_PM_WAKE_SRC_IRQSTEE↔ R_GIC	2-stage wakeup with first stage being IRQSTEER and second stage being GIC	GIC and IRQSTEER resources must remain powered (power mode $\geq$ STBY). AP software must "replicate" the desired wake sources from the GIC to the IRQSTEER. System power consumption will be higher to keep respective subsystem with G↔IC and IRQSTEER powered. K↔S1 power mode is inhibited with this wake method.
SC_PM_WAKE_SRC_IRQSTEER	IRQSTEER wakeup will cause SC↔FW to wake the "primary" CPU	IRQSTEER resource must remain powered (power mode $\geq$ STBY). System power consumption will be higher to keep respective subsystem with IRQSTEER powered. K↔S1 power mode is inhibited with this wake method. Primary CPU designated using <a href="#">sc_pm_set_cpu↔_resume</a> .

### 7.1.4 SCU Wake Events

SCU wake events allow the entire system to be placed into retention/powered down. These wake sources are enabled using the SCFW IRQ service API ([sc\\_irq\\_enable](#)). Prior to executing WFI, AP software notifies SCFW of the request to enter a deeper low-power mode using [sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode\(\)](#). The following table shows the SCU wakeup options available:



sc_pm_req_cpu_low_power_↔ mode wake_src parameter	Wakeup Description	Notes
SC_PM_WAKE_SRC_SCU	SCU wake event will wake the "primary" CPU	GIC and IRQSTEER resources can be powered down. KS1 power mode is possible with this wake method.

A summary of SCU wake events supported by SCFW:

- RTC
- ON\_OFF button
- Pad event
- System Counter

### 7.1.5 Pad Wake Events

The pad modules provide a programmable wakeup capability. Software must enable and configure the respective pad to generate a wakeup using the SCFW IRQ Service API. The following is an example of the calls required to enable and service a pad wake events for the UART RX signal (note that SCFW API return error checking removed for simplicity).

```
/* Register for PAD wakeup */
sc_irq_enable(ipc, MU_RSRC, SC_IRQ_GROUP_WAKE, SC_IRQ_PAD, SC_TRUE);
/* Enable UART_RX pad wakeup */
sc_pad_set_wakeup(ipc, UART_RX_PAD, SC_PAD_WAKEUP_LOW_LVL);
/* Enter low-power mode and wait for wakeup... */
/* Query SCU wakeup event status */
uint32_t status;
sc_irq_status(ipc, MU_RSRC, SC_IRQ_GROUP_WAKE, &status);
/* Check for pad wakeup */
if (status & SC_IRQ_PAD)
{
    /* Check for UART_RX pad wakeup */
    /* Note: SCFW updates pending pad wakeup config to SC_PAD_WAKEUP_OFF */
    sc_pad_wakeup_t uart_wakeup;
    sc_pad_get_wakeup(ipc, UART_RX_PAD, &uart_wakeup);
    if (uart_wakeup == SC_PAD_WAKEUP_OFF)
    {
        /* UART_RX pad generated wake event */
    }
    else
    {
        /* Else some other pad caused the wake event */
        /* Disable the UART_RX pad wakeup */
        sc_pad_set_wakeup(ipc, UART_RX_PAD, SC_PAD_WAKEUP_OFF);
    }
}
```

## 7.2 System Power Off

The system can be powered off by calling `sc_pm_set_sys_power_mode()` with mode = SC\_PM\_PW\_MODE\_OFF. This calls `board_power()` in board.c to allow for port specific control of the PMIC. Note only a caller with access to the SC\_R\_SYSTEM resource can call this function.

## 7.3 Reset Control

For more info on resets, see the [Reset](#) section. This includes booting and rebooting partitions, rebooting the system, starting/stopping CPUs, and watchdog usage.



## Chapter 8

# Reset

In a traditional application processor with a single SMP domain running a single software system, the reset types are normally limited to resetting the CPU, resetting the SoC, or resetting the entire system (i.e. board). There can be many sources of reset such as a SW request, watchdog expiration, fault, etc.

In most cases, resetting the CPU or SoC have limited value. When most software systems start they assume all the peripherals will be found to be in a reset state. For this reason, systems typically reset the entire board, or at least the entire part of a board used by a specific SoC (the SoC and all of its external peripherals, memory, etc.).

In an SoC like i.MX8, there are many CPUs and those CPUs are mostly running different software systems. These software systems are making use of different IP in the SoC. These resources are divided into "logical" systems (resource partitions) that ideally would have independent reset. In i.MX8, the definition of these resource partitions is configured at run-time. Resets in the SoC are mostly organized by power domain and so IP cannot be individually reset. As a result, if two resources are used by two different partitions and one of those partitions is rebooted, the peripheral cannot be reset. The common bus fabric, DDR controller, PMIC, padding, etc. also cannot be reset without affecting the other system. So reset of a resource partition in i.MX8 will result in a reset of the CPUs in that partitions and some of the IP. Which IP depends on how things are partitioned and how those things are organized into power domains within the SoC. The SCFW will reset everything it can without adversely affecting the other running partitions.

### 8.1 Board Design

For reset to work properly, the board design has to be correct. This involves the connection of the PMIC to i.MX8 and the PMIC fuse programming. The SCU\_WDOG\_OUT signal (aka JTAG\_TRST\_B) must be connected to the watchdog input of the PMIC (e.g. WDI). This is required so that the PMIC will reset the voltages back to the level and on/off state found at initial POR. The PMIC fuses must be programmed so that assertion of the watchdog signal will return the voltages to default but it must not allow the boot voltages (VDD\_MAIN, SNVS, SCU\_1P8) to go to 0 volts first. The POR (aka MCU\_RESET) must also not get asserted. This is sometimes called a "soft" reset. Do not use the PMIC "hard" reset option. If this is not done correctly the reset reason may be lost. To try to support the reset reason better, the reason and the partition that caused the reset is also stored in the SNVS persistent storage. This requires that the SNVS supply not go to 0v when the board is reset.

It is also important to correctly make use of GPIO, I2C, SPI, etc. These must not have functionality required for multiple partitions shared on the same IP. Also, resets to external devices need to be correctly grouped to allow a rebooted partition to safely assert reset to its board-level devices.

If any GPIO (e.g. board version) is used to make dynamic decisions in board.c, the GPIO should be SCU GPIO. This allows the GPIO to be accessed early in the boot. Many functions in board.c are called very early in the boot cycle, even before infrastructure is powered up enough to access LSIO GPIO. For example [board\\_parameter\(\)](#) can be called this early. [board\\_ddr\\_config\(\)](#) may be called from the ROM.

## 8.2 CPU Reset

A CPU can be reset with [sc\\_pm\\_cpu\\_reset\(\)](#). Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. Code is not reloaded. The SW running on the core has to understand and deal with this (most cannot). Note this can also leave the IPC protocol over an MU to the SCU in a confused state. For M4 cores, CPU reset can leave fabric and the cache controller in an unknown state so should not be used. There is no clean way to reset just the M4 core.

On M4 cores, calling [NVIC\\_SystemReset\(\)](#) results in an interrupt to the SCU. This results in a call to [board\\_cpu\\_reset\(\)](#). This function should be implemented to handle the reset in the desired way. See the comments in the reference implementations of board.c.

## 8.3 Partition Reset

A partition reset can be initiated by [sc\\_pm\\_reboot\(\)](#), [sc\\_pm\\_reboot\\_partition\(\)](#) or via a SW watchdog.

This kind of reset has limitations. IP on a common reset signal cannot be reset if the reset also applies to resources owned by other partitions. For example, if a CAN controller is owned by one partition and a DMA channel is owned by another partition, neither will be reset when resetting one partition because it would result in a peripheral in another partition getting inadvertently reset. For this reason, resource partitioning must be very carefully planned to allow most resources to get reset (this is not always possible). IP and settings in the always on (AON) power domain are also not reset. This includes things settings configured with [sc\\_misc\\_set\\_control\(\)](#). For all resources and settings not reset, the SW has to handle the situation where IP has not been reset, either with drivers that understand this or with early boot code that configures all peripherals back to a reset state. The second option is preferred as it will stop bus masters before continuing a boot. In addition, shared bus fabric is not reset and code is not reloaded.

It requires the following:

- creation of partitions representing various logical systems
- start of the partitions via [sc\\_pm\\_boot\(\)](#)

### 8.3.1 Partition Creation

To reset only a partition, obviously that partition has to exist. By default, most of the resources are in one boot partition. Only those required for the SCFW or SECO are in other partitions. Creation of partitions is done via the SCFW [Resource Management Service](#). This should be done by the SW that will start the partition. The SCFW RM documentation contains examples (see details) for this.

For SW systems started at boot (by the SCFW at the request of the boot ROM), partitions should be created in the SCFW board port (board.c). This is covered in detail in the Porting Guide. There is an example of this in the SCFW ports to all NXP boards.

Note that if the M4 uses DDR then that and the common bus fabric to get to DDR will not be reset.

### 8.3.2 Partition Boot

For a watchdog to understand how to reboot a partition, it must know which CPU to start (there can be multiple CPUs in a partition), which MU needs to be powered on for SCFW communication, and what address to start the CPU at. This info is provided in the `sc_pm_boot()` call.

This call can be made directly by boot SW that creates and starts a partition. It is also made when a partition is created and started by the SCFW as a result of info passed from the boot ROM. This info comes from the boot container. When creating a boot image, `mkimage` can take a partition argument (-p) along with the CPU and MU for an image added to a container. When this is done, `sc_pm_boot()` is called internally for that image. See the `mkimage flash_regression_↵ linux_m4` target as an example.

Note a callout is made to `board_reboot_part()` in `board.c` to allow the SCFW board port to override the reboot, modify the parameters, log, or do a board reset. Implementations could count reboots within a period of time to determine a partition reboot is not sufficient and then do a board reset. This function could also reset IP or external HW if required. A 32-bit reboot mask is returned from this function which indicates which partitions should be given the opportunity to delay the reboot until some action is taken. This action could be to clean up some MU IPC protocol or even to power off resources in shared power domains so that when the reset is continued the peripheral reset can occur.

A callout is made to `board_reboot_part_cont()` when the partition's resources have been powered off but before they are powered back on and the primary CPU started. This can be used to log something, modify a boot parameter, or complete an action started in `board_reboot_part()`.

### 8.3.3 mkimage

By default, the SCFW creates the following partitions:

- 0 - SCFW
- 1 - boot
- 2 - SECO

Additional partitions can be created in `board.c` or even at run-time.

By default, `mkimage` will specify AP images as partition 1 (boot) and M4 images as partition 0. This is the case even if the container only has an M4 image! A 0 partition in the container will tell the SCFW to start the core but it is not correctly associated with the boot partition. This means it cannot be rebooted via SW or wdog. This configuration should not be used.

The `mkimage -p` option can be used to set the partition number. All M4 images should have a -p option specified.

Additional partitions may be created by `board.c`. In addition, ATF will create another partition for the non-secure OS. This is usually 3 if `board.c` does not create any new partitions. ATF moves all resources it does not require to the OS non-secure partition.

Note a partition cannot have two primary images (images with partition != 0). This will result in the SCFW displaying a "multiple primary"" error message. A partition cannot contain a secondary image (partition == 0) and no primary image. This is result in a "missing primary" error message.

## 8.4 Board Reset

A board reset can be accomplished by calling [sc\\_pm\\_reset\(\)](#). For security, only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can call this function, otherwise SC\_ERR\_NOACCESS will be returned. This resets everything and results in a full reboot (code reloaded, etc.). This kind of reset can also be initiated by a watchdog.

## 8.5 Watchdog Reset

There are two kinds of watchdogs in the system: software (aka virtual) watchdogs and hardware watchdogs.

The SCFW implements a software watchdog for each partition. This can be used by any core including AP or M4. The action taken is set using the [sc\\_timer\\_set\\_wdog\\_action\(\)](#).

- SC\_TIMER\_WDOG\_ACTION\_PARTITION - resets the associated partition (default)
- SC\_TIMER\_WDOG\_ACTION\_WARM - calls [board\\_reset\(\)](#) with type = SC\_PM\_RESET\_TYPE\_COLD
- SC\_TIMER\_WDOG\_ACTION\_COLD - calls [board\\_reset\(\)](#) with type = SC\_PM\_RESET\_TYPE\_WARM
- SC\_TIMER\_WDOG\_ACTION\_BOARD - calls [board\\_reset\(\)](#) with type = SC\_PM\_RESET\_TYPE\_BOARD
- SC\_TIMER\_WDOG\_ACTION\_IRQ - sends interrupt to the partition and parent partition

For security, only the owner of SC\_R\_SYSTEM or a partition with access permissions to SC\_R\_SYSTEM can change the action via [sc\\_timer\\_set\\_wdog\\_action\(\)](#). See the [Timer Service](#) for more info on using the SCFW provided watchdogs.

The SC\_TIMER\_WDOG\_ACTION\_BOARD action will result in the SoC asserting the WDOG\_OUT signal when it triggers. How that is treated by the PMIC is up to the PMIC fusing. The fusing for the NXP MEK is to bounce all the supplies and do a hard reset.

Virtual watchdogs are disabled by default. They can be enabled by the client or, if desired at boot, enabled in [board\\_system\\_config\(\)](#) after creating the M4 partition. Use the version of the watchdog functions without the sc\_ to call locally. The caller\_pt parameter would be the partition in question for most calls. For [timer\\_set\\_wdog\\_action\(\)](#), caller\_pt needs to be the partition that owns SC\_R\_SYSTEM. For example, to configure the M4 watchdog to be on and locked by default on the QXP MEK, add the following to [board\\_system\\_config\(\)](#):

```
timer_set_wdog_timeout(pt_m4_0, 50000);
timer_set_wdog_action(pt_boot, pt_m4_0, SC_TIMER_WDOG_ACTION_BOARD);
timer_start_wdog(pt_m4_0, SC_TRUE);
```

Hardware watchdogs are available on the SCU and the M4 cores. The SCU watchdog monitors the health of the SCU running SCFW and will reset the board if the SCFW fails so service the watchdog.

The M4 HW watchdog will initiate the action as specified by [sc\\_timer\\_set\\_wdog\\_action\(\)](#) for the partition that owns the M4 core.

Many PMICs also have a watchdog. This would usually be serviced from the board timer function, [board\\_tick\(\)](#). This adds insurance the SCFW is alive and well. Then all the clients use the SCFW software watchdogs. To instead service from a client, add that ability through the board IOCTL function, [board\\_ioctl\(\)](#). Note the PMIC watchdog is mostly superfluous as the SCU HW watchdog, which is already used by the SCFW, will drive a signal out to the PMIC if it triggers resulting in a PMIC reboot. So this is effectively the same but without all the extra wasteful I2C communication. I2C communication is slow and using it frequently will adversely affect the SCFW performance, which in turn will affect the performance of all clients calling it.

### 8.5.1 Typical Usage

The intended watchdog architecture on i.MX8 is:

- The SCU has a hardware watchdog. The SCFW uses this to insure the availability of the SCFW.
- The SCFW provides a watchdog service to its clients via the SCFW timer API. This includes the ability to decide for each client what the watchdog action should be (reboot the system, reboot a partition, only an interrupt). Partitions with access rights to SC\_R\_SYSTEM can configure this action for all partitions. It also includes the ability to notify partitions when a watchdog has triggered.
- SCFW clients (such as ATF or M4 cores) use the SCFW wdog service via the SCFW API to insure their operation. ATF provides a watchdog API to its clients (OS or hypervisor).
- OSES uses the ATF or hypervisor watchdog API to insure its availability.

Note the SCU watchdog is enabled by default. To disable during debug, see the [SC WDOG](#) section.

## 8.6 Reset Reason

An SCFW client can call [sc\\_pm\\_reset\\_reason\(\)](#) to get the reason for their last reset. It will only return the actual SoC reset reason if no other reset has occurred for the calling partition (in which case it will return the reason for the partition reset).

A reset reason is reported in the SCU and (2x) M4 ASMC. These reasons will be lost if the power to the SCU and/or M4 cores is lost as part of the reset. If the reason is known to the SCU before the reset, it will also store the reason and the partition causing the reset in the SNVS persistent storage (requires SNVS voltage not be lost). The partition causing the reset can be obtained using [sc\\_pm\\_get\\_reset\\_part\(\)](#) function. The SCU can do this for all resets (partition and board) except for board resets triggered by the SCU HW (SCU watchdog, SCU lockup, SCU ECC error) and similar from SECO. All resets initiated by the AP or M4 result in interrupts to the SCU allowing it to record this reset info.

Another mechanism to communicate a reset reason is the messaging unit (MU). When the SCFW reboots a partition it will first set bit 18 (IR1) in the control register (CR) of the MU (SCU-side) used by that partition to communicate with the SCFW. This will generate general interrupt 1. This can be read/cleared on the client side in the status register (SR) as GIP1. This will also generate an interrupt if unmasked via GIE1 in the client-side MU CR.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason or the SNVS stored reason may be lost. See the [Board Design](#) section.

## 8.7 Notification

The SCFW can generate interrupts to notify an impending partition reboot and notify the completion of the reboot. There is an IRQ group for these two conditions with one interrupt per partition. See [Interrupts](#) for more info.

- SC\_IRQ\_GROUP\_REBOOT - IRQ to notify a reboot is about to start, occurs after the CPUs in the partition have been stopped but before anything else is reset
- SC\_IRQ\_GROUP\_REBOOTED - IRQ to notify a reboot is done, occurs just before the primary CPU in the partition is started

The above are IRQ groups. Each bit position represents the interrupt associated with that partition number (e.g. bit 3 will be generated when partition 3 is rebooted).

If [board\\_reboot\\_part\(\)](#) in the board.c porting code returns a mask indicating a partition can delay the reboot, then reboot IRQ must be used. The ISR should do any desired action, and indicate done by calling [sc\\_pm\\_reboot\\_continue\(\)](#). Only after all the partitions that can delay the reboot call this function will the reboot take place. This mechanism can be used to clean up an MU IPC protocol or even to power off resources in shared power domains so that when the reboot is continued the peripheral reset can occur.

A timeout for the reboot delay can be defined using the BOARD\_PARM\_REBOOT\_TIME parameter returned by [board\\_parameter\(\)](#). If the timeout occurs, the action to be taken can be defined using [board\\_reboot\\_timeout\(\)](#). This includes do nothing, force the reboot, or generate a board fault which calls [board\\_fault\(\)](#) and can be implemented to reset the board.

## 8.8 AP Reset Scenarios

In a typical system, the M4 is in a separate partition with higher priority than the AP. There are various ways to detect and handle an AP CPU hang.

- Take no corrective action if the AP hangs. Configure the AP watchdog to just send an interrupt to the M4 so it is aware. M4 watchdog would be configured to reboot the board. See [sc\\_timer\\_set\\_wdog\\_action\(\)](#).
- Implement a heartbeat between the M4 and AP. M4 will reboot the AP when it does not hear from the AP (immediately or schedule when most appropriate). The M4 is then aware if the AP is continuously rebooting. Can also use the heartbeat protocol to know if the AP successfully rebooted. If either of these then reboot the board by calling [sc\\_pm\\_reset\(\)](#).
- Implement heartbeat by using the AP watchdog. Configure it to generate an interrupt to the M4 rather than a reboot. Then treat as above.
- Configure AP to reboot. M4 can use the reboot notification IRQ to determine AP is continuously rebooting and decide if/when to do a board reset.
- Implement [board\\_reboot\\_part\(\)](#) to detect if the AP is continuously rebooting and take corrective action.

The above provide flexibility on if/when/kind of corrective action. Can be implemented across more than two partitions. Can also be implemented with AP higher priority than M4.

## 8.9 Examples

There are several common use-cases which vary depending on which CPU boots which partition and what can reboot the partition. On SoC with multiple M4, these use-cases can be combined.

Note only the owner of SC\_R\_SYSTEM or a partition with access permissions to SC\_R\_SYSTEM can do things like power off the board, reset the board, and set the RTC. By default this is owned by the boot partition unless assigned to another partition.

### 8.9.1 AP Independent from M4

This is a common automotive use-case. The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW



- SCU ROM loads M4 and AP code (either could be a pre-loader/SPL)
- SCFW is run
- SCFW configures the partitions in [board\\_system\\_config\(\)](#)
- SCFW starts the M4 followed by the AP

So long as the resources are partitioned correctly, both partitions can be rebooted without affecting the other. This can be done via watchdog expiration. It cannot be done via SCFW API call. Normally SC\_R\_SYSTEM would be assigned to the M4 and the AP would not have write permissions.

### 8.9.2 M4 Boots AP

This is a common automotive use-case (Android Auto). The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW
- SCU ROM loads M4 and AP code (either could be a pre-loader/SPL, AP image loaded as data only)
- SCFW is run
- SCFW starts the M4
- M4 code creates a new partition for the AP
- M4 boots the AP via [sc\\_pm\\_boot\(\)](#)

In this case the M4 is the parent of the AP. If the resources are partitioned correctly, the AP can reboot without affecting the M4 and the partition of the AP remains unchanged so no action is required by the M4. This can be done via watchdog or the M4 can do by calling [sc\\_pm\\_reboot\\_partition\(\)](#). The M4 can be rebooted via watchdog but it will also cause the AP CPUs to stop and the AP partition to be freed. This allows the M4 to recreate the AP partition and restart the AP just like it did on the initial boot. Normally SC\_R\_SYSTEM would be assigned to the M4 and the AP would not have write permissions.

### 8.9.3 AP Boots M4

This is a common use-case when an M4 is used as a helper core. The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW
- SCU ROM loads AP code (could be a pre-loader/SPL)
- SCFW is run
- SCFW starts the AP
- AP code loads the M4 code
- AP code creates a new partition for the M4
- AP boots the M4 via [sc\\_pm\\_boot\(\)](#)

In this case the AP is the parent of the M4. If the resources are partitioned correctly, the M4 can reboot without affecting the AP and the partition of the M4 remains unchanged so no action is required by the AP. This can be done via watchdog or the AP can do by calling [sc\\_pm\\_reboot\\_partition\(\)](#). The AP can be rebooted via watchdog but it will also cause the M4 CPU to stop and the M4 partition to be freed. This allows the AP to recreate the M4 partition and restart the M4 just like it did on the initial boot. Normally SC\_R\_SYSTEM would be assigned to the AP and the M4 would not have write permissions.



## Chapter 9

# Debug Monitor

If the SCFW is compiled using the M=1 option (default is M=0) then it will include a debug monitor. The debug monitor allows command-line interaction via the SCU UART. Inclusion of the debug monitor affects SCFW timing and therefore should never be deployed in a product!

Note the terminal needs to be in a mode that sends CR or LF for a new line (not CR+LF).

The following commands are supported:

Command	Description
exit	exit the debug monitor
quit	exit the debug monitor
reset [mode]	request reset with mode (default = board)
reboot partition [type]	request partition reboot with type (default = cold)
md.b address [count]	display count bytes at address
md.w address [count]	display count words at address
md.l address [count]	display count long-words at address
mm.b address value	modify byte at address
mm.w address value	modify word at address
mm.l address value	modify long-word at address
ai.r ss sel addr	read analog interface (AI) register
ai.w ss sel addr data	write analog interface (AI) register
fuse.r word	read OTP fuse word
fuse.w word value	write value to OTP fuse word
dump rm	dump all the resource manager (RM) info
dump rm part [part]	dump all partition info for part (default = all)
dump rm rsrc [part]	dump all resource info for part (default = all)
dump rm mem [part]	dump all memory info for part (default = all)
dump rm pad [part]	dump all pad info for part (default = all)
power.r [resource]	read/get power mode of resource (default = all)
power.w resource mode	write/set power mode of resource to mode (off, stby, lp, on)
info	display SCFW/SoC info like unique ID, etc.
seco lifecycle change	send SECO lifecycle update command (change) to SECO

Command	Description
seco info	display SECO info like FW version, lifecycle, etc.
seco debug	dump SECO debug log
seco events	dump SECO event log
seco commit	commit SRK and/or SECO FW version update
v2x info	display V2X info like FW version, etc.
pmic.r i2c_id reg	read pmic register i.e. pmic.r 0x8 0x1
pmic.w i2c_id reg val	write pmic register i.e pmic.w 0x8 0x60 0x0F
pmic.l i2c_id	list pmic info (rail voltages, etc) i.e. pmic.l 0x9

Resource and subsystem (ss) arguments are specified by name. All numeric arguments are decimal unless prefixed with 0x (for hex) or 0 (for octal).

Additional commands are available when the debug monitor is built from full source (available to NXP internal developers only). See the Debug Monitor section.

## Chapter 10

# RPC Protocol

Clients of the SCFW make function calls using a Remote Procedure Call (RPC) mechanism. This is constructed on top of an Inter-Processor Communication (IPC) layer. The RPC mechanism is independent of the IPC mechanism. All that is required is that the IPC mechanism can send and receive messages consisting of a series of 32-bit words. Message lengths can vary between different APIs but are fixed for a specific API.

The RPC protocol is documented here for reference ONLY. It is expected clients will make use of the exported API. Using the protocol directly is not supported and makes it impossible to provide customer support.

### 10.1 Remote Procedure Call

The RPC implementation is all generated via script. Interface Description Language (IDL) lines exist in the API header files to describe the calling conventions of each API call. This supports integer and unsigned values of 8-, 16-, 32-, and 64-bit sizes. Special provisions are also provided for boolean types and error returns. Float is not supported.

The RPC mechanism is synchronous. Almost all API calls construct a series of 32-bit words to form a request, send the request, receive a response, deconstruct the response (also a series of 32-bit words), and return to the caller. The corresponding function on the SCFW side (server side) is not called until a complete valid request is received.

Messages consist of a header followed by a variable number of parameter words. Parameter words are packed starting with the largest parameters. Parameters passed by pointer may exist in the send request and the response depending on how they are defined in the IDL (in, out, both). Empty slots are undefined and may not be 0.

The header is a single 32-bit word consisting of four bytes:

- **version** - the protocol version
- **size** - size of the message in words including the header
- **svc** - service index
- **func** - function index within the service

Note for return messages, `svc=1U`. Also, to minimize the number of words in the return value, `func` is replaced by the return value if it is an 8-bit type.

## 10.2 Inter-Processor Communication

The primary IPC mechanism implemented by the SCFW is via Message Unit (MU) IP (up to eight of them).

The MU has four TX and four RX registers, each capable of generating an interrupt. The SCFW IPC uses all four to create a single channel in both directions.

All message start with the first MU TX register. Words are written in order into successive registers and wrap back to the first if the message is greater than four words. Transmission blocks if the next TX register is not empty. The response is handled the same way. It always starts with the first RX register and wraps if the message is longer than four words. Transmission blocks if the next RX register is empty. On the SCFW-side, this is all interrupt driven. The message is buffered (per MU) and the API call into the SCFW only occurs when a complete valid request is received.

RPC messages can take many mS to complete. The API is fully synchronous and a timeout period should not be used as it would confuse the IPC state machine in the SCFW.

There is also an IPC mechanism implemented via UART as part of the SCFW debug monitor. This can be used to write test code that runs on a host connected via the SCU UART.

## 10.3 Interrupts

### 10.3.1 SCFW to Client Interrupts

The client-side IPC driver usually makes use of the MU TX/RX interrupts to transfer data. In addition, the SCFW makes use of the MU general-purpose interrupts to inform the client of various events that need attention. These four interrupts are defined in the `rpc.h` file delivered as part of the API export package:

Interrupt	MU GIRx	Use
SC_RPC_MU_GIR_SVC	0	Interrupt Service Request
SC_RPC_MU_GIR_WAKE	1	Cortex-M Wake
SC_RPC_MU_GIR_BOOT	2	Cold Boot Flag
SC_RPC_MU_GIR_DBG	3	Cortex-M Debug Wake

#### 10.3.1.1 Interrupt Service Request

This interrupt is generated when the SCFW needs servicing. This behavior is managed using the [Interrupt Service API](#). Interrupts are collected into groups, each containing up to 32 interrupts. The groups and interrupts are listed in the `api.h` file for the interrupt service.

The client should call `sc_irq_enable()` to enable an interrupt. When the interrupt is serviced, the client should call `sc_irq_status()` for each group to determine the needed actions and figure out what component (i.e. OS driver) call-backs should be called. Calling `sc_irq_status()` also clears the pending status of the interrupt. As a result, the SCFW Interrupt Service acts as an interrupt collector/dispatcher mechanism.

#### 10.3.1.2 Cortex-M Wake

This MU general-purpose IRQ is used to force a wakeup event prior to stopping a Cortex-M CPU in order to maintain coherency between the AWIC and core sleep state. Cortex-M SW should always enable.

### 10.3.1.3 Cold Boot Flag

This interrupt is not used as an interrupt. It is used as a clearable flag that indicates the client is booting after a cold reset. Because the SoC has multiple CPUs that could be sharing memory, a cold reset of a single CPU may not be able to actually reset the memory that CPU is using. This flag informs clients they should clear any state maintained in memory.

### 10.3.1.4 Cortex-M Debug Wake

This MU general-purpose IRQ is used to force a wakeup event prior to attaching debug to a Cortex-M CPU. This wake event will be sent when the respective CoreSight GPR (Granular Power Requestor) is set by the debugger to notify SCFW that power/clocks should be restored to Cortex-M core debug registers. Cortex-M SW should always enable.

## 10.3.2 Client to SCFW Interrupts

Interrupt	MU GIRx	Use
SC_RPC_MU_GIR_RST	0	RPC/IPC Reset Request

### 10.3.2.1 RPC/IPC Reset Request

This MU general-purpose IRQ is used to request the SCFW to reset the RPC/IPC interface. This request can be used to recover the RPC/IPC interface if a client driver/task is terminated/restarted in the middle of RPC/IPC communication. The RPC/IPC reset sequence should be executed as follows:

1. Driver or task performing RPC/IPC communication is stopped
2. Client requests RPC reset by writing to the SC\_RPC\_MU\_GIR\_RST bit of the MU.CR register
3. Client polls MU.CR register until SC\_RPC\_MU\_GIR\_RST bit is cleared to indicate SCFW has completed the RPC/IPC reset
4. Client side of MU module should be reconfigured for RPC/IPC communication
5. RPC/IPC communication can proceed normally

## 10.4 Flags/Status

### 10.4.1 SCFW to Client Flags/Status

SCFW makes use of the MU general-purpose flags to provide the client status and information. Currently these flags are only used to convey the instance (Core ID) of Cortex-M4 subsystems.

MU Fx	Use
0-2	Conveys subsystem instance (only Cortex-M4 subsystems)

## 10.5 Porting

The SCFW porting kit contains ports of the SCFW client API for ATF, FreeRTOS, Linux, QNX, and u-boot. All implement the same API and protocol. The variations involve license, directory structure, file names, and include paths.

```
scfw_export_atf.tar.gz
scfw_export_freertos.tar.gz
scfw_export_linux.tar.gz
scfw_export_qnx.tar.gz
scfw_export_uboot.tar.gz
scfw_export_headers.tar.gz
```

Integrating the API involves implementing the IPC layer. This primarily involves implementing:

```
void sc_call_rpc(sc_ipc_t ipc, sc_rpc_msg_t *msg, sc_bool_t no_resp)
```

This function should send the message pointed to by msg via an MU (identified by ipc), word by word. If no\_resp is SC\_FALSE then it should wait on a response and return it in the same structure pointed to by msg. sc\_call\_rpc() must be atomic and often requires a semaphore to insure this is the case. The size of the message is in the message itself. The IPC implementation can be interrupt or poll driven, directly to the MU or via an MU driver.

The IPC layer typically implements functions like:

```
sc_err_t sc_ipc_open(sc_ipc_t *ipc, sc_ipc_id_t id)
void sc_ipc_close(sc_ipc_t ipc)
void sc_ipc_read(sc_ipc_t ipc, void *data)
void sc_ipc_write(sc_ipc_t ipc, const void *data)
```

but that is up to the implementer. All that the SCFW API requires is that sc\_call\_rpc() be implemented.

## 10.6 API Message Formats

Below is a list of all API calls and their message formats to send a request and receive a response. A select few API calls do not return a response (self reset and reboot functions).

Messages are expected to be in little-endian format. The description accounts for this in the location of the parameter but within a parameter bytes may be in a reverse order depending on how the protocol is examined.

### 10.6.1 sc\_pm\_set\_sys\_power\_mode()

Send

w[0]	func=19U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mode	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--



**10.6.2 sc\_pm\_set\_partition\_power\_mode()**

Send

w[0]	func=1U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		mode		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.3 sc\_pm\_get\_sys\_power\_mode()**

Send

w[0]	func=2U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mode	

**10.6.4 sc\_pm\_partition\_wake()**

Send

w[0]	func=28U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.5 sc\_pm\_set\_resource\_power\_mode()**

Send

w[0]	func=3U		svc=2U		size=2U		ver=1U	
w[1]	undefined		mode		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.6 sc\_pm\_set\_resource\_power\_mode\_all()**

Send

w[0]	func=22U		svc=2U		size=2U		ver=1U	
w[1]	mode		pt		exclude			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.7 sc\_pm\_get\_resource\_power\_mode()**

Send

w[0]	func=4U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mode	

**10.6.8 sc\_pm\_req\_low\_power\_mode()**

Send

w[0]	func=16U		svc=2U		size=2U		ver=1U	
w[1]	undefined		mode		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.9 sc\_pm\_req\_cpu\_low\_power\_mode()**

Send

w[0]	func=20U		svc=2U		size=2U		ver=1U	
w[1]	wake_src		mode		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.10 sc\_pm\_set\_cpu\_resume\_addr()**

Send

w[0]	func=17U		svc=2U		size=4U		ver=1U	
w[1]	address (MSW)							
w[2]	address (LSW)							
w[3]	undefined		undefined		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.11 sc\_pm\_set\_cpu\_resume()**

Send

w[0]	func=21U		svc=2U		size=4U		ver=1U	
w[1]	address (MSW)							
w[2]	address (LSW)							
w[3]	undefined		isPrimary		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.12 sc\_pm\_req\_sys\_if\_power\_mode()**

Send

w[0]	func=18U		svc=2U		size=3U		ver=1U	
w[1]	hpm		sys_if		resource			
w[2]	undefined		undefined		undefined		lpm	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.13 sc\_pm\_set\_clock\_rate()**

Send

w[0]	func=5U		svc=2U		size=3U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

w[1]	rate			
w[2]	undefined	clk	resource	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	rate							

#### 10.6.14 sc\_pm\_get\_clock\_rate()

Send

w[0]	func=6U	svc=2U	size=2U	ver=1U
w[1]	undefined	clk	resource	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	rate							

#### 10.6.15 sc\_pm\_clock\_enable()

Send

w[0]	func=7U	svc=2U	size=3U	ver=1U	
w[1]	enable	clk	resource		
w[2]	undefined	undefined	undefined	autog	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

#### 10.6.16 sc\_pm\_set\_clock\_parent()

Send

w[0]	func=14U	svc=2U	size=2U	ver=1U
w[1]	parent	clk	resource	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

**10.6.17 sc\_pm\_get\_clock\_parent()**

Send

w[0]	func=15U		svc=2U		size=2U		ver=1U	
w[1]	undefined		clk		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		parent	

**10.6.18 sc\_pm\_reset()**

Send

w[0]	func=13U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		type	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.19 sc\_pm\_reset\_reason()**

Send

w[0]	func=10U		svc=2U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		reason	

**10.6.20 sc\_pm\_get\_reset\_part()**

Send

w[0]	func=26U		svc=2U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

**10.6.21 sc\_pm\_boot()**

Send

w[0]	func=8U		svc=2U		size=5U		ver=1U	
w[1]	boot_addr (MSW)							
w[2]	boot_addr (LSW)							
w[3]	resource_mu				resource_cpu			
w[4]	undefined		pt		resource_dev			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.22 sc\_pm\_set\_boot\_parm()**

Send

w[0]	func=27U		svc=2U		size=5U		ver=1U	
w[1]	boot_addr (MSW)							
w[2]	boot_addr (LSW)							
w[3]	resource_mu				resource_cpu			
w[4]	undefined		undefined		resource_dev			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.23 sc\_pm\_reboot()**

Send

w[0]	func=9U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		type	

**10.6.24 sc\_pm\_reboot\_partition()**

Send

w[0]	func=12U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		type		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.25 sc\_pm\_reboot\_continue()**

Send

w[0]	func=25U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.26 sc\_pm\_cpu\_start()**

Send

w[0]	func=11U		svc=2U		size=4U		ver=1U	
w[1]	address (MSW)							
w[2]	address (LSW)							
w[3]	undefined		enable		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.27 sc\_pm\_cpu\_reset()**

Send

w[0]	func=23U		svc=2U		size=4U		ver=1U	
w[1]	address (MSW)							
w[2]	address (LSW)							
w[3]	undefined		undefined		resource			

**10.6.28 sc\_pm\_resource\_reset()**

Send

w[0]	func=29U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.29 sc\_pm\_is\_partition\_started()**

Send

w[0]	func=24U		svc=2U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.30 sc\_rm\_partition\_alloc()**

Send

w[0]	func=1U		svc=3U		size=3U		ver=1U	
w[1]	grant		restricted		isolated		secure	
w[2]	undefined		undefined		undefined		coherent	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

**10.6.31 sc\_rm\_set\_confidential()**

Send

w[0]	func=31U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		retro		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.32 sc\_rm\_partition\_free()**

Send

w[0]	func=2U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--



**10.6.33 sc\_rm\_get\_did()**

Send

w[0]	func=26U		svc=3U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.34 sc\_rm\_partition\_static()**

Send

w[0]	func=3U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		did		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.35 sc\_rm\_partition\_lock()**

Send

w[0]	func=4U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.36 sc\_rm\_get\_partition()**

Send

w[0]	func=5U		svc=3U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

**10.6.37 sc\_rm\_set\_parent()**

Send

w[0]	func=6U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		pt_parent		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.38 sc\_rm\_move\_all()**

Send

w[0]	func=7U		svc=3U		size=2U		ver=1U	
w[1]	move_pads		move_rsrc		pt_dst		pt_src	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.39 sc\_rm\_assign\_resource()**

Send

w[0]	func=8U		svc=3U		size=2U		ver=1U	
w[1]	undefined		pt		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.40 sc\_rm\_set\_resource\_movable()**

Send

w[0]	func=9U		svc=3U		size=3U		ver=1U	
w[1]	resource_lst				resource_fst			
w[2]	undefined		undefined		undefined		movable	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.41 sc\_rm\_set\_subsys\_rsrc\_movable()**

Send

w[0]	func=28U		svc=3U		size=2U		ver=1U	
w[1]	undefined		movable		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.42 sc\_rm\_set\_master\_attributes()**

Send

w[0]	func=10U		svc=3U		size=3U		ver=1U	
w[1]	pa		sa		resource			
w[2]	undefined		undefined		undefined		smmu_bypass	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.43 sc\_rm\_set\_master\_sid()**

Send

w[0]	func=11U		svc=3U		size=2U		ver=1U	
w[1]	sid		resource					

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.44 sc\_rm\_set\_peripheral\_permissions()**

Send

w[0]	func=12U		svc=3U		size=2U		ver=1U	
w[1]	perm		pt		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.45 sc\_rm\_is\_resource\_owned()**

Send

w[0]	func=13U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.46 sc\_rm\_get\_resource\_owner()**

Send

w[0]	func=33U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

**10.6.47 sc\_rm\_is\_resource\_master()**

Send

w[0]	func=14U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.48 sc\_rm\_is\_resource\_peripheral()**

Send

w[0]	func=15U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.49 sc\_rm\_get\_resource\_info()**

Send

w[0]	func=16U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		sid			

**10.6.50 sc\_rm\_memreg\_alloc()**

Send

w[0]	func=17U		svc=3U		size=5U		ver=1U	
w[1]	addr_start (MSW)							
w[2]	addr_start (LSW)							
w[3]	addr_end (MSW)							
w[4]	addr_end (LSW)							

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr	

**10.6.51 sc\_rm\_memreg\_split()**

Send

w[0]	func=29U		svc=3U		size=6U		ver=1U	
w[1]	addr_start (MSW)							
w[2]	addr_start (LSW)							
w[3]	addr_end (MSW)							
w[4]	addr_end (LSW)							
w[5]	undefined		undefined		undefined		mr	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr_ret	

**10.6.52 sc\_rm\_memreg\_frag()**

Send

w[0]	func=32U		svc=3U		size=5U		ver=1U	
w[1]	addr_start (MSW)							
w[2]	addr_start (LSW)							
w[3]	addr_end (MSW)							
w[4]	addr_end (LSW)							

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr_ret	

**10.6.53 sc\_rm\_memreg\_free()**

Send

w[0]	func=18U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.54 sc\_rm\_find\_memreg()**

Send

w[0]	func=30U		svc=3U		size=5U		ver=1U	
w[1]	addr_start (MSW)							
w[2]	addr_start (LSW)							
w[3]	addr_end (MSW)							
w[4]	addr_end (LSW)							

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr	

**10.6.55 sc\_rm\_assign\_memreg()**

Send

w[0]	func=19U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		mr		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.56 sc\_rm\_set\_memreg\_permissions()**

Send

w[0]	func=20U		svc=3U		size=2U		ver=1U	
w[1]	undefined		perm		pt		mr	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.57 sc\_rm\_set\_memreg\_ice()**

Send

w[0]	func=34U		svc=3U		size=2U		ver=1U	
w[1]	undefined		rmsg		det		mr	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.58 sc\_rm\_is\_memreg\_owned()**

Send

w[0]	func=21U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr	

Receive

w[0]	result		svc=1U		size=1U		ver=1U	
------	--------	--	--------	--	---------	--	--------	--

**10.6.59 sc\_rm\_get\_memreg\_info()**

Send

w[0]	func=22U		svc=3U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mr	

Receive

w[0]	err		svc=1U		size=5U		ver=1U	
w[1]	addr_start (MSW)							
w[2]	addr_start (LSW)							
w[3]	addr_end (MSW)							
w[4]	addr_end (LSW)							

**10.6.60 sc\_rm\_assign\_pad()**

Send

w[0]	func=23U		svc=3U		size=2U		ver=1U	
w[1]	undefined		pt		pad			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.61 sc\_rm\_set\_pad\_movable()**

Send

w[0]	func=24U		svc=3U		size=3U		ver=1U	
w[1]	pad_lst				pad_fst			
w[2]	undefined		undefined		undefined		movable	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.62 sc\_rm\_is\_pad\_owned()**

Send

w[0]	func=25U		svc=3U		size=2U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--



w[1]	undefined	undefined	pad
------	-----------	-----------	-----

Receive

w[0]	result	svc=1U	size=1U	ver=1U
------	--------	--------	---------	--------

**10.6.63 sc\_rm\_dump()**

Send

w[0]	func=27U	svc=3U	size=1U	ver=1U
------	----------	--------	---------	--------

Receive

w[0]	undefined	svc=1U	size=1U	ver=1U
------	-----------	--------	---------	--------

**10.6.64 sc\_timer\_set\_wdog\_timeout()**

Send

w[0]	func=1U	svc=5U	size=2U	ver=1U
w[1]	timeout			

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.65 sc\_timer\_set\_wdog\_pre\_timeout()**

Send

w[0]	func=12U	svc=5U	size=2U	ver=1U
w[1]	pre_timeout			

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.66 sc\_timer\_set\_wdog\_window()**

Send

w[0]	func=19U	svc=5U	size=2U	ver=1U
w[1]	window			

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.67 sc\_timer\_start\_wdog()**

Send

w[0]	func=2U		svc=5U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		lock	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.68 sc\_timer\_stop\_wdog()**

Send

w[0]	func=3U		svc=5U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.69 sc\_timer\_ping\_wdog()**

Send

w[0]	func=4U		svc=5U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.70 sc\_timer\_get\_wdog\_status()**

Send

w[0]	func=5U		svc=5U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=4U		ver=1U	
w[1]	timeout							
w[2]	max_timeout							
w[3]	remaining_time							

**10.6.71 sc\_timer\_pt\_get\_wdog\_status()**

Send

w[0]	func=13U		svc=5U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		pt	

Receive

w[0]	err		svc=1U		size=4U		ver=1U	
w[1]	timeout							
w[2]	remaining_time							
w[3]	undefined		undefined		undefined		enb	

**10.6.72 sc\_timer\_set\_wdog\_action()**

Send

w[0]	func=10U		svc=5U		size=2U		ver=1U	
w[1]	undefined		undefined		action		pt	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.73 sc\_timer\_set\_rtc\_time()**

Send

w[0]	func=6U		svc=5U		size=3U		ver=1U	
w[1]	day		mon		year			
w[2]	undefined		sec		min		hour	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.74 sc\_timer\_get\_rtc\_time()**

Send

w[0]	func=7U		svc=5U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=3U		ver=1U	
w[1]	day		mon		year			
w[2]	undefined		sec		min		hour	

#### 10.6.75 sc\_timer\_get\_rtc\_sec1970()

Send

w[0]	func=9U		svc=5U		size=1U		ver=1U	
------	---------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	sec							

#### 10.6.76 sc\_timer\_set\_rtc\_alarm()

Send

w[0]	func=8U		svc=5U		size=3U		ver=1U	
w[1]	day		mon		year			
w[2]	undefined		sec		min		hour	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

#### 10.6.77 sc\_timer\_set\_rtc\_periodic\_alarm()

Send

w[0]	func=14U		svc=5U		size=2U		ver=1U	
w[1]	sec							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.78 sc\_timer\_cancel\_rtc\_alarm()**

Send

w[0]	func=15U		svc=5U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.79 sc\_timer\_set\_rtc\_calb()**

Send

w[0]	func=11U		svc=5U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		count	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.80 sc\_timer\_set\_sysctr\_alarm()**

Send

w[0]	func=16U		svc=5U		size=3U		ver=1U	
w[1]	ticks (MSW)							
w[2]	ticks (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.81 sc\_timer\_set\_sysctr\_periodic\_alarm()**

Send

w[0]	func=17U		svc=5U		size=3U		ver=1U	
w[1]	ticks (MSW)							
w[2]	ticks (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.82 sc\_timer\_cancel\_sysctr\_alarm()**

Send

w[0]	func=18U		svc=5U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.83 sc\_pad\_set\_mux()**

Send

w[0]	func=1U		svc=6U		size=3U		ver=1U	
w[1]	config		mux		pad			
w[2]	undefined		undefined		undefined		iso	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.84 sc\_pad\_get\_mux()**

Send

w[0]	func=6U		svc=6U		size=2U		ver=1U	
w[1]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		iso		config		mux	

**10.6.85 sc\_pad\_set\_gp()**

Send

w[0]	func=2U		svc=6U		size=3U		ver=1U	
w[1]	ctrl							
w[2]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.86 sc\_pad\_get\_gp()**

Send

w[0]	func=7U		svc=6U		size=2U		ver=1U	
w[1]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	ctrl							

**10.6.87 sc\_pad\_set\_wakeup()**

Send

w[0]	func=4U		svc=6U		size=2U		ver=1U	
w[1]	undefined		wakeup		pad			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.88 sc\_pad\_get\_wakeup()**

Send

w[0]	func=9U		svc=6U		size=2U		ver=1U	
w[1]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		wakeup	

**10.6.89 sc\_pad\_set\_all()**

Send

w[0]	func=5U		svc=6U		size=4U		ver=1U	
w[1]	ctrl							
w[2]	config		mux		pad			
w[3]	undefined		undefined		wakeup		iso	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.90 sc\_pad\_get\_all()**

Send

w[0]	func=10U		svc=6U		size=2U		ver=1U	
w[1]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=3U		ver=1U	
w[1]	ctrl							
w[2]	wakeup		iso		config		mux	

**10.6.91 sc\_pad\_set()**

Send

w[0]	func=15U		svc=6U		size=3U		ver=1U	
w[1]	val							
w[2]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.92 sc\_pad\_get()**

Send

w[0]	func=16U		svc=6U		size=2U		ver=1U	
w[1]	undefined		undefined		pad			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	val							

**10.6.93 sc\_pad\_config()**

Send

w[0]	func=17U		svc=6U		size=3U		ver=1U	
w[1]	val							



w[2]	undefined	undefined	pad
------	-----------	-----------	-----

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.94 sc\_pad\_set\_gp\_28fdsoi()**

Send

w[0]	func=11U	svc=6U	size=2U	ver=1U
w[1]	ps	dse	pad	

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.95 sc\_pad\_get\_gp\_28fdsoi()**

Send

w[0]	func=12U	svc=6U	size=2U	ver=1U
w[1]	undefined	undefined	pad	

Receive

w[0]	err	svc=1U	size=2U	ver=1U
w[1]	undefined	undefined	ps	dse

**10.6.96 sc\_pad\_set\_gp\_28fdsoi\_hsic()**

Send

w[0]	func=3U	svc=6U	size=3U	ver=1U
w[1]	pus	dse	pad	
w[2]	undefined	pue	pke	hys

Receive

w[0]	err	svc=1U	size=1U	ver=1U
------	-----	--------	---------	--------

**10.6.97 sc\_pad\_get\_gp\_28fdsoi\_hsic()**

Send

w[0]	func=8U	svc=6U	size=2U	ver=1U	
w[1]	undefined	undefined	pad		

Receive

w[0]	err	svc=1U	size=3U	ver=1U	
w[1]	pke	hys	pus	dse	
w[2]	undefined	undefined	undefined	pue	

**10.6.98 sc\_pad\_set\_gp\_28fdsoi\_comp()**

Send

w[0]	func=13U	svc=6U	size=3U	ver=1U	
w[1]	rasrcp	compen	pad		
w[2]	psw_ovr	nasrc_sel	fastfrz	rasrcn	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

**10.6.99 sc\_pad\_get\_gp\_28fdsoi\_comp()**

Send

w[0]	func=14U	svc=6U	size=2U	ver=1U	
w[1]	undefined	undefined	pad		

Receive

w[0]	err	svc=1U	size=3U	ver=1U	
w[1]	nasrc	rasrcn	rasrcp	compen	
w[2]	psw_ovr	compok	nasrc_sel	fastfrz	

**10.6.100 sc\_misc\_set\_control()**

Send

w[0]	func=1U	svc=7U	size=4U	ver=1U	
------	---------	--------	---------	--------	--

w[1]	ctrl			
w[2]	val			
w[3]	undefined	undefined	resource	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

**10.6.101 sc\_misc\_get\_control()**

Send

w[0]	func=2U	svc=7U	size=3U	ver=1U	
w[1]	ctrl				
w[2]	undefined	undefined	resource		

Receive

w[0]	err	svc=1U	size=2U	ver=1U	
w[1]	val				

**10.6.102 sc\_misc\_set\_max\_dma\_group()**

Send

w[0]	func=4U	svc=7U	size=2U	ver=1U	
w[1]	undefined	undefined	max	pt	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

**10.6.103 sc\_misc\_set\_dma\_group()**

Send

w[0]	func=5U	svc=7U	size=2U	ver=1U
w[1]	undefined	group	resource	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

**10.6.104 sc\_misc\_debug\_out()**

Send

w[0]	func=10U		svc=7U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		ch	

Receive

w[0]	undefined		svc=1U		size=1U		ver=1U	
------	-----------	--	--------	--	---------	--	--------	--

**10.6.105 sc\_misc\_waveform\_capture()**

Send

w[0]	func=6U		svc=7U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		enable	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.106 sc\_misc\_build\_info()**

Send

w[0]	func=15U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	undefined		svc=1U		size=3U		ver=1U	
w[1]	build							
w[2]	commit							

**10.6.107 sc\_misc\_api\_ver()**

Send

w[0]	func=35U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	undefined		svc=1U		size=3U		ver=1U	
w[1]	cl_min			cl_maj				
w[2]	sv_min			sv_maj				

**10.6.108 sc\_misc\_unique\_id()**

Send

w[0]	func=19U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	undefined		svc=1U		size=3U		ver=1U	
w[1]	id_l							
w[2]	id_h							

**10.6.109 sc\_misc\_set\_ari()**

Send

w[0]	func=3U		svc=7U		size=3U		ver=1U	
w[1]	resource_mst				resource			
w[2]	undefined		enable		ari			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.110 sc\_misc\_boot\_status()**

Send

w[0]	func=7U		svc=7U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		status	

**10.6.111 sc\_misc\_boot\_done()**

Send

w[0]	func=14U		svc=7U		size=2U		ver=1U	
w[1]	undefined		undefined		cpu			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.112 sc\_misc\_otf\_fuse\_read()**

Send

w[0]	func=11U		svc=7U		size=2U		ver=1U	
w[1]	word							

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	val							

**10.6.113 sc\_misc\_otf\_fuse\_write()**

Send

w[0]	func=17U		svc=7U		size=3U		ver=1U	
w[1]	word							
w[2]	val							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.114 sc\_misc\_set\_temp()**

Send

w[0]	func=12U		svc=7U		size=3U		ver=1U	
w[1]	celsius				resource			
w[2]	undefined		undefined		tenths		temp	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.115 sc\_misc\_get\_temp()**

Send

w[0]	func=13U		svc=7U		size=2U		ver=1U	
w[1]	undefined		temp		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		tenths		celsius			

**10.6.116 sc\_misc\_get\_boot\_dev()**

Send

w[0]	func=16U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	undefined		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined				dev	

**10.6.117 sc\_misc\_get\_boot\_type()**

Send

w[0]	func=33U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		type	

**10.6.118 sc\_misc\_get\_boot\_container()**

Send

w[0]	func=36U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		idx	

**10.6.119 sc\_misc\_get\_button\_status()**

Send

w[0]	func=18U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	undefined		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		status	

**10.6.120 sc\_misc\_rompatch\_checksum()**

Send

w[0]	func=26U		svc=7U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	checksum							

**10.6.121 sc\_misc\_board\_ioctl()**

Send

w[0]	func=34U		svc=7U		size=4U		ver=1U	
w[1]	parm1							
w[2]	parm2							
w[3]	parm3							

Receive

w[0]	err		svc=1U		size=4U		ver=1U	
w[1]	parm1							
w[2]	parm2							
w[3]	parm3							

**10.6.122 sc\_seco\_image\_load()**

Send

w[0]	func=1U		svc=9U		size=7U		ver=1U	
w[1]	addr_src (MSW)							
w[2]	addr_src (LSW)							
w[3]	addr_dst (MSW)							
w[4]	addr_dst (LSW)							
w[5]	len							
w[6]	undefined		undefined		undefined		fw	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--



**10.6.123 sc\_seco\_authenticate()**

Send

w[0]	func=2U		svc=9U		size=4U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							
w[3]	undefined		undefined		undefined		cmd	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.124 sc\_seco\_enh\_authenticate()**

Send

w[0]	func=24U		svc=9U		size=6U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							
w[3]	mask1							
w[4]	mask2							
w[5]	undefined		undefined		undefined		cmd	

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.125 sc\_seco\_forward\_lifecycle()**

Send

w[0]	func=3U		svc=9U		size=2U		ver=1U	
w[1]	change							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.126 sc\_seco\_return\_lifecycle()**

Send

w[0]	func=4U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.127 sc\_seco\_commit()**

Send

w[0]	func=5U		svc=9U		size=2U		ver=1U	
w[1]	info							

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	info							

**10.6.128 sc\_seco\_attest\_mode()**

Send

w[0]	func=6U		svc=9U		size=2U		ver=1U	
w[1]	mode							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.129 sc\_seco\_attest()**

Send

w[0]	func=7U		svc=9U		size=3U		ver=1U	
w[1]	nonce (MSW)							
w[2]	nonce (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.130 sc\_seco\_get\_attest\_pkey()**

Send

w[0]	func=8U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.131 sc\_seco\_get\_attest\_sign()**

Send

w[0]	func=9U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.132 sc\_seco\_attest\_verify()**

Send

w[0]	func=10U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.133 sc\_seco\_gen\_key\_blob()**

Send

w[0]	func=11U		svc=9U		size=7U		ver=1U	
w[1]	load_addr (MSW)							
w[2]	load_addr (LSW)							

w[3]	export_addr (MSW)			
w[4]	export_addr (LSW)			
w[5]	id			
w[6]	undefined	undefined	max_size	

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

#### 10.6.134 sc\_seco\_load\_key()

Send

w[0]	func=12U	svc=9U	size=4U	ver=1U	
w[1]	addr (MSW)				
w[2]	addr (LSW)				
w[3]	id				

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

#### 10.6.135 sc\_seco\_get\_mp\_key()

Send

w[0]	func=13U	svc=9U	size=4U	ver=1U	
w[1]	dst_addr (MSW)				
w[2]	dst_addr (LSW)				
w[3]	undefined	undefined	dst_size		

Receive

w[0]	err	svc=1U	size=1U	ver=1U	
------	-----	--------	---------	--------	--

#### 10.6.136 sc\_seco\_update\_mpmr()

Send

w[0]	func=14U	svc=9U	size=4U	ver=1U	
w[1]	addr (MSW)				
w[2]	addr (LSW)				

---

w[3]	undefined		undefined		lock		size	
------	-----------	--	-----------	--	------	--	------	--

---

Receive

---

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

---

**10.6.137 sc\_seco\_get\_mp\_sign()**

Send

---

w[0]	func=15U		svc=9U		size=6U		ver=1U	
w[1]	msg_addr (MSW)							
w[2]	msg_addr (LSW)							
w[3]	dst_addr (MSW)							
w[4]	dst_addr (LSW)							
w[5]	dst_size				msg_size			

---

Receive

---

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

---

**10.6.138 sc\_seco\_build\_info()**

Send

---

w[0]	func=16U		svc=9U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

---

Receive

---

w[0]	undefined		svc=1U		size=3U		ver=1U	
w[1]	version							
w[2]	commit							

---

**10.6.139 sc\_seco\_chip\_info()**

Send

---

w[0]	func=17U		svc=9U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

---

Receive

---

w[0]	err		svc=1U		size=4U		ver=1U	
w[1]	uid_l							

---

w[2]	uid_h			
w[3]	monotonic		lc	

#### 10.6.140 sc\_seco\_enable\_debug()

Send

w[0]	func=18U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

#### 10.6.141 sc\_seco\_get\_event()

Send

w[0]	func=19U		svc=9U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		idx	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	event							

#### 10.6.142 sc\_seco\_fuse\_write()

Send

w[0]	func=20U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.143 sc\_seco\_patch()**

Send

w[0]	func=21U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.144 sc\_seco\_set\_mono\_counter\_partition()**

Send

w[0]	func=28U		svc=9U		size=2U		ver=1U	
w[1]	undefined		undefined		she			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	undefined		undefined		she			

**10.6.145 sc\_seco\_set\_fips\_mode()**

Send

w[0]	func=29U		svc=9U		size=2U		ver=1U	
w[1]	undefined		undefined		undefined		mode	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	reason							

**10.6.146 sc\_seco\_start\_rng()**

Send

w[0]	func=22U		svc=9U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	status							

**10.6.147 sc\_seco\_sab\_msg()**

Send

w[0]	func=23U		svc=9U		size=3U		ver=1U	
w[1]	addr (MSW)							
w[2]	addr (LSW)							

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.148 sc\_seco\_secvio\_enable()**

Send

w[0]	func=25U		svc=9U		size=1U		ver=1U	
------	----------	--	--------	--	---------	--	--------	--

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.149 sc\_seco\_secvio\_config()**

Send

w[0]	func=26U		svc=9U		size=7U		ver=1U	
w[1]	data0							
w[2]	data1							
w[3]	data2							
w[4]	data3							
w[5]	data4							
w[6]	undefined		size		access		id	

Receive

w[0]	err		svc=1U		size=6U		ver=1U	
w[1]	data0							
w[2]	data1							
w[3]	data2							
w[4]	data3							
w[5]	data4							



**10.6.150 sc\_seco\_secvio\_dgo\_config()**

Send

w[0]	func=27U		svc=9U		size=3U		ver=1U	
w[1]	data							
w[2]	undefined		undefined		access		id	

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	data							

**10.6.151 sc\_irq\_enable()**

Send

w[0]	func=1U		svc=8U		size=3U		ver=1U	
w[1]	mask							
w[2]	enable		group		resource			

Receive

w[0]	err		svc=1U		size=1U		ver=1U	
------	-----	--	--------	--	---------	--	--------	--

**10.6.152 sc\_irq\_status()**

Send

w[0]	func=2U		svc=8U		size=2U		ver=1U	
w[1]	undefined		group		resource			

Receive

w[0]	err		svc=1U		size=2U		ver=1U	
w[1]	status							



# Chapter 11

## Driver errors status

- `kStatus_LPI2C_Busy` = 900
- `kStatus_LPI2C_Idle` = 901
- `kStatus_LPI2C_Nak` = 902
- `kStatus_LPI2C_FifoError` = 903
- `kStatus_LPI2C_BitError` = 904
- `kStatus_LPI2C_ArbitrationLost` = 905
- `kStatus_LPI2C_PinLowTimeout` = 906
- `kStatus_LPI2C_NoTransferInProgress` = 907
- `kStatus_LPI2C_DmaRequestFail` = 908
- `kStatus_LPI2C_Timeout` = 909
- `kStatus_LPUART_TxBusy` = 1300
- `kStatus_LPUART_RxBusy` = 1301
- `kStatus_LPUART_TxIdle` = 1302
- `kStatus_LPUART_RxIdle` = 1303
- `kStatus_LPUART_TxWatermarkTooLarge` = 1304
- `kStatus_LPUART_RxWatermarkTooLarge` = 1305
- `kStatus_LPUART_FlagCannotClearManually` = 1306
- `kStatus_LPUART_Error` = 1307
- `kStatus_LPUART_RxRingBufferOverrun` = 1308
- `kStatus_LPUART_RxHardwareOverrun` = 1309
- `kStatus_LPUART_NoiseError` = 1310
- `kStatus_LPUART_FramingError` = 1311
- `kStatus_LPUART_ParityError` = 1312
- `kStatus_LPUART_BaudrateNotSupport` = 1313
- `kStatus_LPUART_IdleLineDetected` = 1314



## Chapter 12

# Deprecated List

**Global [FGPIO\\_ClearPinsOutput](#)** (FGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [FGPIO\\_PortClear](#).

**Global [FGPIO\\_ReadPinInput](#)** (FGPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by [FGPIO\\_PinRead](#)

**Global [FGPIO\\_SetPinsOutput](#)** (FGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [FGPIO\\_PortSet](#).

**Global [FGPIO\\_TogglePinsOutput](#)** (FGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [FGPIO\\_PortToggle](#).

**Global [FGPIO\\_WritePinOutput](#)** (FGPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Do not use this function. It has been superceded by [FGPIO\\_PinWrite](#).

**Global [GPIO\\_ClearPinsOutput](#)** (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [GPIO\\_PortClear](#).

**Global [GPIO\\_DisableInterrupts](#)** (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [GPIO\\_PortDisableInterrupts](#).

**Global [GPIO\\_ReadPadStatus](#)** (GPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by [GPIO\\_PinReadPadStatus](#).

**Global [GPIO\\_ReadPinInput](#)** (GPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by [GPIO\\_PinRead](#).

**Global [GPIO\\_SetPinInterruptConfig](#)** (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode)

Do not use this function. It has been superceded by [GPIO\\_PinSetInterruptConfig](#).

**Global [GPIO\\_SetPinsOutput](#)** (GPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [GPIO\\_PortSet](#).

**Global [GPIO\\_WritePinOutput](#)** (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Do not use this function. It has been superceded by [GPIO\\_PinWrite](#).

**Global [RGPIO\\_ClearPinsOutput](#)** (RGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [RGPIO\\_PortClear](#).

**Global [RGPIO\\_ReadPinInput](#)** (RGPIO\_Type \*base, uint32\_t pin)

Do not use this function. It has been superceded by [RGPIO\\_PinRead](#).

Global **RGPIO\_SetPinsOutput** (RGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [RGPIO\\_PortSet](#).

Global **RGPIO\_TogglePinsOutput** (RGPIO\_Type \*base, uint32\_t mask)

Do not use this function. It has been superceded by [RGPIO\\_PortToggle](#).

Global **RGPIO\_WritePinOutput** (RGPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Do not use this function. It has been superceded by [RGPIO\\_PinWrite](#).

## Chapter 13

# Module Index

### 13.1 Modules

Here is a list of all modules:

DRC: DDR Controller Driver . . . . .	111
GPIO: General-Purpose Input/Output Driver . . . . .	115
GPIO Driver . . . . .	116
LPI2C: Low Power Inter-Integrated Circuit Driver . . . . .	127
LPI2C Master Driver . . . . .	129
LPI2C Slave Driver . . . . .	151
LPI2C Master DMA Driver . . . . .	165
LPI2C FreeRTOS Driver . . . . .	166
LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver . . . . .	167
LPUART Driver . . . . .	168
LPUART DMA Driver . . . . .	190
LPUART eDMA Driver . . . . .	191
LPUART FreeRTOS Driver . . . . .	192
PMIC: Power Management IC Driver . . . . .	193
PF100: PF100 Power Management IC Driver . . . . .	205
PF8100: PF8100 Power Management IC Driver . . . . .	213
RGPIO: Rapid General-Purpose Input/Output Driver . . . . .	221
RGPIO Driver . . . . .	222
FGPIO Driver . . . . .	229
SECO: Security Controller Driver . . . . .	235
SNVS: Secure Non-Volatile Storage Driver . . . . .	258
WDOG32: 32-bit Watchdog Timer . . . . .	271
MISC: Miscellaneous Service . . . . .	281
IRQ: Interrupt Service . . . . .	304
PAD: Pad Service . . . . .	309
PM: Power Management Service . . . . .	335
SECO: Security Service . . . . .	377
RM: Resource Management Service . . . . .	415
TIMER: Timer Service . . . . .	470
BRD: Board Interface . . . . .	490
SOC: SoC Interface . . . . .	517
INF: Subsystem Interface . . . . .	541
PCA6416A: PCA6416A Driver . . . . .	568





## Chapter 14

# Data Structure Index

### 14.1 Data Structures

Here are the data structures with brief descriptions:

<a href="#">gpio_pin_config_t</a>	
GPIO Init structure definition	573
<a href="#">lpi2c_data_match_config_t</a>	
LPI2C master data match configuration structure	573
<a href="#">lpi2c_master_config_t</a>	
Structure with settings to initialize the LPI2C master module	574
<a href="#">lpi2c_master_handle_t</a>	
Driver handle for master non-blocking APIs	576
<a href="#">lpi2c_master_transfer_t</a>	
Non-blocking transfer descriptor structure	576
<a href="#">lpi2c_slave_config_t</a>	
Structure with settings to initialize the LPI2C slave module	577
<a href="#">lpi2c_slave_handle_t</a>	
LPI2C slave handle structure	579
<a href="#">lpi2c_slave_transfer_t</a>	
LPI2C slave transfer structure	579
<a href="#">lpuart_config_t</a>	
LPUART configuration structure	580
<a href="#">lpuart_handle_t</a>	
LPUART handle structure	581
<a href="#">lpuart_transfer_t</a>	
LPUART transfer structure	581
<a href="#">pmic_version_t</a>	
Structure for ID and Revision of PMIC	582
<a href="#">rgpio_pin_config_t</a>	
The RGPIO pin configuration structure	582
<a href="#">sc_src_map_t</a>	
This type is used store static constant info to map resources to the containing subsystem	583
<a href="#">soc_cluster_state_t</a>	
Stores cluster power state info	583
<a href="#">soc_cpu_state_t</a>	
Stores CPU power state info	583

<a href="#">soc_ddr_ret_info_t</a>	Stores DDR retention info . . . . .	584
<a href="#">soc_ddr_ret_region_t</a>	. . . . .	584
<a href="#">soc_dqs2dq_sync_info_t</a>	Stores DQS2DQ synchronization info . . . . .	585
<a href="#">soc_freq_volt_tbl_t</a>	. . . . .	585
<a href="#">soc_fspi_ret_info_t</a>	Stores HMP FSPI retention info . . . . .	585
<a href="#">soc_gpu_clks_opp_t</a>	. . . . .	586
<a href="#">soc_hmp_node_t</a>	Stores HMP node power mode info . . . . .	586
<a href="#">soc_hmp_t</a>	Stores HMP system power mode info . . . . .	586
<a href="#">soc_m4_state_t</a>	Stores M4 sleep state info . . . . .	587
<a href="#">soc_msi_ring_usecount_t</a>	Stores MSI ring usecount . . . . .	587
<a href="#">soc_multicluster_state_t</a>	Stores multi-cluster power state info . . . . .	588
<a href="#">soc_patch_area_list_t</a>	. . . . .	588
<a href="#">soc_sys_if_node_t</a>	Stores system interface node resource info . . . . .	588
<a href="#">soc_sys_if_req_t</a>	Stores system interface power mode request info . . . . .	589
<a href="#">ss_base_data_t</a>	This type is used to store dynamic data about a subsystem . . . . .	589
<a href="#">ss_base_info_t</a>	This type is used to store static constant info about a subsystem . . . . .	590
<a href="#">ss_clk_data_t</a>	This type is used to store dynamic data about the clocks/PLLs in the subsystem . . . . .	592
<a href="#">ss_ctrl_info_t</a>	This type is used store static constant info about controls in a subsystem . . . . .	592
<a href="#">ss_mdac_info_t</a>	This type is used to store static constant info about the MDACs in a subsystem . . . . .	593
<a href="#">ss_mrc_info_t</a>	This type is used to store static constant info about the MRCs in a subsystem . . . . .	593
<a href="#">ss_msc_info_t</a>	This type is used to store static constant info about the MSCs in a subsystem . . . . .	594
<a href="#">ss_pd_info_t</a>	This type is used to store static constant info about the power domains in the subsystem . . . . .	594
<a href="#">ss_rsrc_info_t</a>	This type is used store static constant info about resources in a subsystem . . . . .	594
<a href="#">ss_xexp_info_t</a>	This type is used to store static constant info about resources to keep assigned to the SCU or associated with another resource . . . . .	595
<a href="#">wdog32_config_t</a>	Describes WDOG32 configuration structure . . . . .	595
<a href="#">wdog32_work_mode_t</a>	Defines WDOG32 work mode . . . . .	596

## Chapter 15

# File Index

### 15.1 File List

Here is a list of all documented files with brief descriptions:

platform/board/ <a href="#">board_common.h</a>	
Header file containing some common board funtions	597
platform/board/ <a href="#">pmic.h</a>	
PMIC include for PMIC interface layer	599
platform/board/drivers/pca6416a/ <a href="#">pca6416a.h</a>	
Functions for PCA6416A	598
platform/drivers/drc/ <a href="#">fsl_drc_cbt.h</a>	600
platform/drivers/drc/ <a href="#">fsl_drc_derate.h</a>	600
platform/drivers/drc/ <a href="#">fsl_drc_rdbi_deskew.h</a>	600
platform/drivers/igpio/ <a href="#">fsl_gpio.h</a>	601
platform/drivers/lpi2c/ <a href="#">fsl_lpi2c.h</a>	602
platform/drivers/lpuart/ <a href="#">fsl_lpuart.h</a>	607
platform/drivers/pmic/ <a href="#">fsl_pmic.h</a>	610
platform/drivers/pmic/pf100/ <a href="#">fsl_pf100.h</a>	611
platform/drivers/pmic/pf8100/ <a href="#">fsl_pf8100.h</a>	614
platform/drivers/rgpio/ <a href="#">fsl_rgpio.h</a>	616
platform/drivers/seco/ <a href="#">fsl_seco.h</a>	618
platform/drivers/snvs/ <a href="#">fsl_snvs.h</a>	622
platform/drivers/wdog32/ <a href="#">fsl_wdog32.h</a>	625
platform/main/ <a href="#">board.h</a>	
Header file containing the board API	627
platform/main/ <a href="#">ipc.h</a>	
Header file for the IPC implementation	631
platform/main/ <a href="#">soc.h</a>	
Header file containing the SoC API	633
platform/main/ <a href="#">types.h</a>	
Header file containing types used across multiple service APIs	638
platform/ss/inf/ <a href="#">inf.h</a>	
Common functions for interfacing with the subsystems	656
platform/svc/irq/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function	663

platform/svc/irq/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Interrupt (IRQ) function . . . . .	683
platform/svc/misc/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function . . . . .	661
platform/svc/misc/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function . . . . .	681
platform/svc/pad/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Pad Control (PAD) function . . . . .	666
platform/svc/pad/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Pad Control (PAD) function . . . . .	683
platform/svc/pm/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Power Management (PM) function . . . . .	669
platform/svc/pm/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Power Management (PM) function . . . . .	684
platform/svc/rm/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Resource Management (RM) function . . . . .	676
platform/svc/rm/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Resource Management (RM) function . . . . .	688
platform/svc/seco/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Security (SECO) function . . . . .	674
platform/svc/seco/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Security (SECO) function . . . . .	686
platform/svc/timer/ <a href="#">api.h</a>	
Header file containing the public API for the System Controller (SC) Timer function . . . . .	680
platform/svc/timer/ <a href="#">svc.h</a>	
Header file containing the API for the System Controller (SC) Timer function . . . . .	691

# Chapter 16

## Module Documentation

### 16.1 DRC: DDR Controller Driver

Module for the DRC driver.

#### Files

- file [fsl\\_drc\\_cbt.h](#)
- file [fsl\\_drc\\_derate.h](#)
- file [fsl\\_drc\\_rdbi\\_deskew.h](#)

#### Functions

- void [run\\_cbt](#) ([uint32\\_t](#) phy\_ptr0, [uint32\\_t](#) phy\_ptr1, [uint32\\_t](#) total\_num\_drc)  
*This function performs DDR command bus training.*
- void [ddrc\\_lpddr4\\_derate\\_init](#) ([uint32\\_t](#) total\_num\_drc)  
*This function initializes the DDR derate mechanism.*
- [sc\\_bool\\_t](#) [ddrc\\_lpddr4\\_derate\\_periodic](#) ([uint32\\_t](#) total\_num\_drc)  
*This function performs periodic DDR derate training.*
- void [RDBI\\_bit\\_deskew](#) ([uint32\\_t](#) ddr\_num)  
*This function performs DDR deskew training.*

### 16.1.1 Detailed Description

Module for the DRC driver.

It is an SDK driver for the DRC module of i.MX devices.

### 16.1.2 Function Documentation

#### 16.1.2.1 run\_cbt()

```
void run_cbt (
    uint32_t phy_ptr0,
    uint32_t phy_ptr1,
    uint32_t total_num_drc )
```

This function performs DDR command bus training.

##### Parameters

in	<i>phy_ptr0</i>	initial value of PTR0
in	<i>phy_ptr1</i>	initial value of PTR1
in	<i>total_num_drc</i>	number of DDR controllers used

#### 16.1.2.2 ddrctlpddr4\_derate\_init()

```
void ddrctlpddr4_derate_init (
    uint32_t total_num_drc )
```

This function initializes the DDR derate mechanism.

##### Parameters

in	<i>total_num_drc</i>	number of DDR controllers used
----	----------------------	--------------------------------

##### Examples

[board.c](#).

#### 16.1.2.3 ddrctlpddr4\_derate\_periodic()

```
sc_bool_t ddrctlpddr4_derate_periodic (
    uint32_t total_num_drc )
```

This function performs periodic DDR derate training.

**Parameters**

in	<i>total_num_drc</i>	number of DDR controllers used
----	----------------------	--------------------------------

**Returns**

Returns SC\_TRUE if timer is suppose to continue polling, otherwise SC\_FALSE.

**Examples**

[board.c](#).

**16.1.2.4 RDBI\_bit\_deskew()**

```
void RDBI_bit_deskew (
    uint32_t ddr_num )
```

This function performs DDR deskew training.

**Parameters**

in	<i>ddr_num</i>	index of DDR controller (0 or 1)
----	----------------	----------------------------------



## 16.2 GPIO: General-Purpose Input/Output Driver

### Modules

- [GPIO Driver](#)

### 16.2.1 Detailed Description

## 16.3 GPIO Driver

### Files

- file [fsl\\_gpio.h](#)

### Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*GPIO Init structure definition.*

### Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) { [kGPIO\\_DigitalInput](#) = 0U, [kGPIO\\_DigitalOutput](#) = 1U }  
*GPIO direction definition.*
- enum [gpio\\_interrupt\\_mode\\_t](#) {  
[kGPIO\\_NoIntmode](#) = 0U, [kGPIO\\_IntLowLevel](#) = 1U, [kGPIO\\_IntHighLevel](#) = 2U, [kGPIO\\_IntRisingEdge](#) = 3U,  
[kGPIO\\_IntFallingEdge](#) = 4U, [kGPIO\\_IntRisingOrFallingEdge](#) = 5U }  
*GPIO interrupt mode definition.*

### Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 3))  
*GPIO driver version 2.0.3.*

### GPIO Initialization and Configuration functions

- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, const [gpio\\_pin\\_config\\_t](#) \*Config)  
*Initializes the GPIO peripheral according to the specified parameters in the initConfig.*

### GPIO Reads and Write Functions

- void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual GPIO pin to logic 1 or 0.*
- static void [GPIO\\_WritePinOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual GPIO pin to logic 1 or 0.*
- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_SetPinsOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_ClearPinsOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple GPIO pins.*
- static [uint32\\_t](#) [GPIO\\_PinRead](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the GPIO port.*
- static [uint32\\_t](#) [GPIO\\_ReadPinInput](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the GPIO port.*

### GPIO Reads Pad Status Functions

- static `uint8_t GPIO_PinReadPadStatus` (GPIO\_Type \*base, `uint32_t` pin)  
*Reads the current GPIO pin pad status.*
- static `uint8_t GPIO_ReadPadStatus` (GPIO\_Type \*base, `uint32_t` pin)  
*Reads the current GPIO pin pad status.*

### Interrupts and flags management functions

- void `GPIO_PinSetInterruptConfig` (GPIO\_Type \*base, `uint32_t` pin, `gpio_interrupt_mode_t` pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void `GPIO_SetPinInterruptConfig` (GPIO\_Type \*base, `uint32_t` pin, `gpio_interrupt_mode_t` pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void `GPIO_PortEnableInterrupts` (GPIO\_Type \*base, `uint32_t` mask)  
*Enables the specific pin interrupt.*
- static void `GPIO_EnableInterrupts` (GPIO\_Type \*base, `uint32_t` mask)  
*Enables the specific pin interrupt.*
- static void `GPIO_PortDisableInterrupts` (GPIO\_Type \*base, `uint32_t` mask)  
*Disables the specific pin interrupt.*
- static void `GPIO_DisableInterrupts` (GPIO\_Type \*base, `uint32_t` mask)  
*Disables the specific pin interrupt.*
- static `uint32_t GPIO_PortGetInterruptFlags` (GPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static `uint32_t GPIO_GetPinsInterruptFlags` (GPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static void `GPIO_PortClearInterruptFlags` (GPIO\_Type \*base, `uint32_t` mask)  
*Clears pin interrupt flag.*
- static void `GPIO_ClearPinsInterruptFlags` (GPIO\_Type \*base, `uint32_t` mask)  
*Clears pin interrupt flag.*

#### 16.3.1 Detailed Description

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

#### 16.3.2 Typical use case

##### 16.3.2.1 Input Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpio

#### 16.3.3 Enumeration Type Documentation

##### 16.3.3.1 gpio\_pin\_direction\_t

enum `gpio_pin_direction_t`

GPIO direction definition.

## Enumerator

kGPIO_DigitalInput	Set current pin as digital input.
kGPIO_DigitalOutput	Set current pin as digital output.

## 16.3.3.2 gpio\_interrupt\_mode\_t

enum [gpio\\_interrupt\\_mode\\_t](#)

GPIO interrupt mode definition.

## Enumerator

kGPIO_NoIntmode	Set current pin general IO functionality.
kGPIO_IntLowLevel	Set current pin interrupt is low-level sensitive.
kGPIO_IntHighLevel	Set current pin interrupt is high-level sensitive.
kGPIO_IntRisingEdge	Set current pin interrupt is rising-edge sensitive.
kGPIO_IntFallingEdge	Set current pin interrupt is falling-edge sensitive.
kGPIO_IntRisingOrFallingEdge	Enable the edge select bit to override the ICR register's configuration.

## 16.3.4 Function Documentation

## 16.3.4.1 GPIO\_PinInit()

```
void GPIO_PinInit (
    GPIO_Type * base,
    uint32_t pin,
    const gpio\_pin\_config\_t * Config )
```

Initializes the GPIO peripheral according to the specified parameters in the initConfig.

## Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	Specifies the pin number
<i>Config</i>	pointer to a <a href="#">gpio_pin_config_t</a> structure that contains the configuration information.

## 16.3.4.2 GPIO\_PinWrite()

```
void GPIO_PinWrite (
    GPIO_Type * base,
```

```
uint32_t pin,
uint8_t output )
```

Sets the output level of the individual GPIO pin to logic 1 or 0.

#### Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.
<i>output</i>	GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul>

#### 16.3.4.3 GPIO\_WritePinOutput()

```
static void GPIO_WritePinOutput (
    GPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the individual GPIO pin to logic 1 or 0.

**Deprecated** Do not use this function. It has been supersceded by [GPIO\\_PinWrite](#).

References [GPIO\\_PinWrite\(\)](#).

#### 16.3.4.4 GPIO\_PortSet()

```
static void GPIO_PortSet (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 1.

#### Parameters

<i>base</i>	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
<i>mask</i>	GPIO pin number macro

#### 16.3.4.5 GPIO\_SetPinsOutput()

```
static void GPIO_SetPinsOutput (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 1.

**Deprecated** Do not use this function. It has been superceded by [GPIO\\_PortSet](#).

References [GPIO\\_PortSet\(\)](#).

#### 16.3.4.6 GPIO\_PortClear()

```
static void GPIO_PortClear (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 0.

##### Parameters

<i>base</i>	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
<i>mask</i>	GPIO pin number macro

#### 16.3.4.7 GPIO\_ClearPinsOutput()

```
static void GPIO_ClearPinsOutput (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 0.

**Deprecated** Do not use this function. It has been superceded by [GPIO\\_PortClear](#).

References [GPIO\\_PortClear\(\)](#).

#### 16.3.4.8 GPIO\_PortToggle()

```
static void GPIO_PortToggle (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Reverses the current output logic of the multiple GPIO pins.

## Parameters

<i>base</i>	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
<i>mask</i>	GPIO pin number macro

## 16.3.4.9 GPIO\_PinRead()

```
static uint32_t GPIO_PinRead (  
    GPIO_Type * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the GPIO port.

## Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

## Return values

<i>GPIO</i>	port input value.
-------------	-------------------

## 16.3.4.10 GPIO\_ReadPinInput()

```
static uint32_t GPIO_ReadPinInput (  
    GPIO_Type * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the GPIO port.

**Deprecated** Do not use this function. It has been supersceded by [GPIO\\_PinRead](#).

References [GPIO\\_PinRead\(\)](#).

## 16.3.4.11 GPIO\_PinReadPadStatus()

```
static uint8_t GPIO_PinReadPadStatus (  
    GPIO_Type * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current GPIO pin pad status.

## Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.

## Return values

<i>GPIO</i>	pin pad status value.
-------------	-----------------------

## 16.3.4.12 GPIO\_ReadPadStatus()

```
static uint8_t GPIO_ReadPadStatus (
    GPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current GPIO pin pad status.

**Deprecated** Do not use this function. It has been supersceded by [GPIO\\_PinReadPadStatus](#).

References [GPIO\\_PinReadPadStatus\(\)](#).

## 16.3.4.13 GPIO\_PinSetInterruptConfig()

```
void GPIO_PinSetInterruptConfig (
    GPIO_Type * base,
    uint32_t pin,
    gpio_interrupt_mode_t pinInterruptMode )
```

Sets the current pin interrupt mode.

## Parameters

<i>base</i>	GPIO base pointer.
<i>pin</i>	GPIO port pin number.
<i>pinInterruptMode</i>	pointer to a <a href="#">gpio_interrupt_mode_t</a> structure that contains the interrupt mode information.

## 16.3.4.14 GPIO\_SetPinInterruptConfig()

```
static void GPIO_SetPinInterruptConfig (
    GPIO_Type * base,
```



```
uint32_t pin,  
gpio_interrupt_mode_t pinInterruptMode ) [inline], [static]
```

Sets the current pin interrupt mode.

**Deprecated** Do not use this function. It has been superceded by [GPIO\\_PinSetInterruptConfig](#).

References [GPIO\\_PinSetInterruptConfig\(\)](#).

#### 16.3.4.15 GPIO\_PortEnableInterrupts()

```
static void GPIO_PortEnableInterrupts (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Enables the specific pin interrupt.

##### Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

#### 16.3.4.16 GPIO\_EnableInterrupts()

```
static void GPIO_EnableInterrupts (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Enables the specific pin interrupt.

##### Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

References [GPIO\\_PortEnableInterrupts\(\)](#).

#### 16.3.4.17 GPIO\_PortDisableInterrupts()

```
static void GPIO_PortDisableInterrupts (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Disables the specific pin interrupt.

## Parameters

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

## 16.3.4.18 GPIO\_DisableInterrupts()

```
static void GPIO_DisableInterrupts (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Disables the specific pin interrupt.

**Deprecated** Do not use this function. It has been superseded by [GPIO\\_PortDisableInterrupts](#).

References [GPIO\\_PortDisableInterrupts\(\)](#).

## 16.3.4.19 GPIO\_PortGetInterruptFlags()

```
static uint32_t GPIO_PortGetInterruptFlags (  
    GPIO_Type * base ) [inline], [static]
```

Reads individual pin interrupt status.

## Parameters

<i>base</i>	GPIO base pointer.
-------------	--------------------

## Return values

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

## 16.3.4.20 GPIO\_GetPinsInterruptFlags()

```
static uint32_t GPIO_GetPinsInterruptFlags (  
    GPIO_Type * base ) [inline], [static]
```

Reads individual pin interrupt status.

**Parameters**

<i>base</i>	GPIO base pointer.
-------------	--------------------

**Return values**

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

References [GPIO\\_PortGetInterruptFlags\(\)](#).

**16.3.4.21 GPIO\_PortClearInterruptFlags()**

```
static void GPIO_PortClearInterruptFlags (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Clears pin interrupt flag.

Status flags are cleared by writing a 1 to the corresponding bit position.

**Parameters**

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

**16.3.4.22 GPIO\_ClearPinsInterruptFlags()**

```
static void GPIO_ClearPinsInterruptFlags (  
    GPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Clears pin interrupt flag.

Status flags are cleared by writing a 1 to the corresponding bit position.

**Parameters**

<i>base</i>	GPIO base pointer.
<i>mask</i>	GPIO pin number macro.

References [GPIO\\_PortClearInterruptFlags\(\)](#).

## 16.4 LPI2C: Low Power Inter-Integrated Circuit Driver

### Modules

- [LPI2C Master Driver](#)
- [LPI2C Slave Driver](#)
- [LPI2C Master DMA Driver](#)
- [LPI2C FreeRTOS Driver](#)

### Files

- file [fsl\\_lpi2c.h](#)

### Macros

- `#define I2C_RETRY_TIMES 0U` /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*

### Enumerations

- enum {  
`kStatus_LPI2C_Busy` = MAKE\_STATUS(kStatusGroup\_LPI2C, 0), `kStatus_LPI2C_Idle` = MAKE\_STATUS(kStatusGroup\_LPI2C, 1), `kStatus_LPI2C_Nak` = MAKE\_STATUS(kStatusGroup\_LPI2C, 2), `kStatus_LPI2C_FifoError` = MAKE\_STATUS(kStatusGroup\_LPI2C, 3),  
`kStatus_LPI2C_BitError` = MAKE\_STATUS(kStatusGroup\_LPI2C, 4), `kStatus_LPI2C_ArbitrationLost` = MAKE\_STATUS(kStatusGroup\_LPI2C, 5), `kStatus_LPI2C_PinLowTimeout`, `kStatus_LPI2C_NoTransferInProgress`,  
`kStatus_LPI2C_DmaRequestFail` = MAKE\_STATUS(kStatusGroup\_LPI2C, 8), `kStatus_LPI2C_Timeout` = MAKE\_STATUS(kStatusGroup\_LPI2C, 9) }  
*LPI2C status return codes.*

### Driver version

- `#define FSL_LPI2C_DRIVER_VERSION (MAKE_VERSION(2, 1, 11))`  
*LPI2C driver version 2.1.11.*

#### 16.4.1 Detailed Description

#### 16.4.2 Enumeration Type Documentation

##### 16.4.2.1 anonymous enum

anonymous enum

LPI2C status return codes.

## Enumerator

kStatus_LPI2C_Busy	The master is already performing a transfer.
kStatus_LPI2C_Idle	The slave driver is idle.
kStatus_LPI2C_Nak	The slave device sent a NAK in response to a byte.
kStatus_LPI2C_FifoError	FIFO under run or overrun.
kStatus_LPI2C_BitError	Transferred bit was not seen on the bus.
kStatus_LPI2C_ArbitrationLost	Arbitration lost error.
kStatus_LPI2C_PinLowTimeout	SCL or SDA were held low longer than the timeout.
kStatus_LPI2C_NoTransferInProgress	Attempt to abort a transfer when one is not in progress.
kStatus_LPI2C_DmaRequestFail	DMA request failed.
kStatus_LPI2C_Timeout	Timeout polling status flags.

## 16.5 LPI2C Master Driver

### Data Structures

- struct `lpi2c_master_config_t`  
*Structure with settings to initialize the LPI2C master module.*
- struct `lpi2c_data_match_config_t`  
*LPI2C master data match configuration structure.*
- struct `lpi2c_master_transfer_t`  
*Non-blocking transfer descriptor structure.*
- struct `lpi2c_master_handle_t`  
*Driver handle for master non-blocking APIs.*

### Typedefs

- typedef void(\* `lpi2c_master_transfer_callback_t`) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, status\_t completionStatus, void \*userData)  
*Master completion callback function pointer type.*

### Enumerations

- enum {  
    `kLPI2C_MasterTxReadyFlag` = LPI2C\_MSR\_TDF\_MASK, `kLPI2C_MasterRxReadyFlag` = LPI2C\_MSR\_RDF\_←  
    \_MASK, `kLPI2C_MasterEndOfPacketFlag` = LPI2C\_MSR\_EPF\_MASK, `kLPI2C_MasterStopDetectFlag` = LPI2C\_←  
    C\_MSR\_SDF\_MASK,  
    `kLPI2C_MasterNackDetectFlag` = LPI2C\_MSR\_NDF\_MASK, `kLPI2C_MasterArbitrationLostFlag` = LPI2C\_M\_←  
    SR\_ALF\_MASK, `kLPI2C_MasterFifoErrFlag` = LPI2C\_MSR\_FEF\_MASK, `kLPI2C_MasterPinLowTimeoutFlag` =  
    LPI2C\_MSR\_PLTF\_MASK,  
    `kLPI2C_MasterDataMatchFlag` = LPI2C\_MSR\_DMF\_MASK, `kLPI2C_MasterBusyFlag` = LPI2C\_MSR\_MBF\_M\_←  
    ASK, `kLPI2C_MasterBusBusyFlag` = LPI2C\_MSR\_BBF\_MASK }  
*LPI2C master peripheral flags.*
- enum `lpi2c_direction_t` { `kLPI2C_Write` = 0U, `kLPI2C_Read` = 1U }  
*Direction of master and slave transfers.*
- enum `lpi2c_master_pin_config_t` {  
    `kLPI2C_2PinOpenDrain` = 0x0U, `kLPI2C_2PinOutputOnly` = 0x1U, `kLPI2C_2PinPushPull` = 0x2U, `kLPI2C_4PinPushPull`  
    = 0x3U,  
    `kLPI2C_2PinOpenDrainWithSeparateSlave`, `kLPI2C_2PinOutputOnlyWithSeparateSlave`, `kLPI2C_2PinPushPullWithSeparateSlave`,  
    `kLPI2C_4PinPushPullWithInvertedOutput` = 0x7U }  
*LPI2C pin configuration.*
- enum `lpi2c_host_request_source_t` { `kLPI2C_HostRequestExternalPin` = 0x0U, `kLPI2C_HostRequestInputTrigger`  
    = 0x1U }  
*LPI2C master host request selection.*
- enum `lpi2c_host_request_polarity_t` { `kLPI2C_HostRequestPinActiveLow` = 0x0U, `kLPI2C_HostRequestPinActiveHigh`  
    = 0x1U }  
*LPI2C master host request pin polarity configuration.*

- enum `lpi2c_data_match_config_mode_t` {  
`kLPI2C_MatchDisabled` = 0x0U, `kLPI2C_1stWordEqualsM0OrM1` = 0x2U, `kLPI2C_AnyWordEqualsM0OrM1` = 0x3U, `kLPI2C_1stWordEqualsM0And2ndWordEqualsM1`,  
`kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1`, `kLPI2C_1stWordAndM1EqualsM0AndM1`, `kLPI2C_AnyWordAndM1EqualsM0AndM1`  
 }  
*LPI2C master data match configuration modes.*
- enum `_lpi2c_master_transfer_flags` { `kLPI2C_TransferDefaultFlag` = 0x00U, `kLPI2C_TransferNoStartFlag` = 0x01U, `kLPI2C_TransferRepeatedStartFlag` = 0x02U, `kLPI2C_TransferNoStopFlag` = 0x04U }  
*Transfer option flags.*

## Initialization and deinitialization

- void `LPI2C_MasterGetDefaultConfig` (`lpi2c_master_config_t` \*masterConfig)  
*Provides a default configuration for the LPI2C master peripheral.*
- void `LPI2C_MasterInit` (`LPI2C_Type` \*base, const `lpi2c_master_config_t` \*masterConfig, `uint32_t` sourceClock←\_Hz)  
*Initializes the LPI2C master peripheral.*
- void `LPI2C_MasterDeinit` (`LPI2C_Type` \*base)  
*Deinitializes the LPI2C master peripheral.*
- void `LPI2C_MasterConfigureDataMatch` (`LPI2C_Type` \*base, const `lpi2c_data_match_config_t` \*config)  
*Configures LPI2C master data match feature.*
- status\_t `LPI2C_MasterCheckAndClearError` (`LPI2C_Type` \*base, `uint32_t` status)
- status\_t `LPI2C_CheckForBusyBus` (`LPI2C_Type` \*base)
- static void `LPI2C_MasterReset` (`LPI2C_Type` \*base)  
*Performs a software reset.*
- static void `LPI2C_MasterEnable` (`LPI2C_Type` \*base, bool enable)  
*Enables or disables the LPI2C module as master.*

## Status

- static `uint32_t` `LPI2C_MasterGetStatusFlags` (`LPI2C_Type` \*base)  
*Gets the LPI2C master status flags.*
- static void `LPI2C_MasterClearStatusFlags` (`LPI2C_Type` \*base, `uint32_t` statusMask)  
*Clears the LPI2C master status flag state.*

## Interrupts

- static void `LPI2C_MasterEnableInterrupts` (`LPI2C_Type` \*base, `uint32_t` interruptMask)  
*Enables the LPI2C master interrupt requests.*
- static void `LPI2C_MasterDisableInterrupts` (`LPI2C_Type` \*base, `uint32_t` interruptMask)  
*Disables the LPI2C master interrupt requests.*
- static `uint32_t` `LPI2C_MasterGetEnabledInterrupts` (`LPI2C_Type` \*base)  
*Returns the set of currently enabled LPI2C master interrupt requests.*



## DMA control

- static void [LPI2C\\_MasterEnableDMA](#) (LPI2C\_Type \*base, bool enableTx, bool enableRx)  
*Enables or disables LPI2C master DMA requests.*
- static [uint32\\_t LPI2C\\_MasterGetTxFifoAddress](#) (LPI2C\_Type \*base)  
*Gets LPI2C master transmit data register address for DMA transfer.*
- static [uint32\\_t LPI2C\\_MasterGetRxFifoAddress](#) (LPI2C\_Type \*base)  
*Gets LPI2C master receive data register address for DMA transfer.*

## FIFO control

- static void [LPI2C\\_MasterSetWatermarks](#) (LPI2C\_Type \*base, size\_t txWords, size\_t rxWords)  
*Sets the watermarks for LPI2C master FIFOs.*
- static void [LPI2C\\_MasterGetFifoCounts](#) (LPI2C\_Type \*base, size\_t \*rxCount, size\_t \*txCount)  
*Gets the current number of words in the LPI2C master FIFOs.*

## Bus operations

- void [LPI2C\\_MasterSetBaudRate](#) (LPI2C\_Type \*base, [uint32\\_t](#) sourceClock\_Hz, [uint32\\_t](#) baudRate\_Hz)  
*Sets the I2C bus frequency for master transactions.*
- static bool [LPI2C\\_MasterGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- status\_t [LPI2C\\_MasterStart](#) (LPI2C\_Type \*base, [uint8\\_t](#) address, [lpi2c\\_direction\\_t](#) dir)  
*Sends a START signal and slave address on the I2C bus.*
- static status\_t [LPI2C\\_MasterRepeatedStart](#) (LPI2C\_Type \*base, [uint8\\_t](#) address, [lpi2c\\_direction\\_t](#) dir)  
*Sends a repeated START signal and slave address on the I2C bus.*
- status\_t [LPI2C\\_MasterSend](#) (LPI2C\_Type \*base, void \*txBuff, size\_t txSize)  
*Performs a polling send transfer on the I2C bus.*
- status\_t [LPI2C\\_MasterReceive](#) (LPI2C\_Type \*base, void \*rxBuff, size\_t rxSize)  
*Performs a polling receive transfer on the I2C bus.*
- status\_t [LPI2C\\_MasterStop](#) (LPI2C\_Type \*base)  
*Sends a STOP signal on the I2C bus.*
- status\_t [LPI2C\\_MasterTransferBlocking](#) (LPI2C\_Type \*base, [lpi2c\\_master\\_transfer\\_t](#) \*transfer)  
*Performs a master polling transfer on the I2C bus.*

## Non-blocking

- void [LPI2C\\_MasterTransferCreateHandle](#) (LPI2C\_Type \*base, [lpi2c\\_master\\_handle\\_t](#) \*handle, [lpi2c\\_master\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Creates a new handle for the LPI2C master non-blocking APIs.*
- status\_t [LPI2C\\_MasterTransferNonBlocking](#) (LPI2C\_Type \*base, [lpi2c\\_master\\_handle\\_t](#) \*handle, [lpi2c\\_master\\_transfer\\_t](#) \*transfer)  
*Performs a non-blocking transaction on the I2C bus.*
- status\_t [LPI2C\\_MasterTransferGetCount](#) (LPI2C\_Type \*base, [lpi2c\\_master\\_handle\\_t](#) \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- void [LPI2C\\_MasterTransferAbort](#) (LPI2C\_Type \*base, [lpi2c\\_master\\_handle\\_t](#) \*handle)  
*Terminates a non-blocking LPI2C master transmission early.*

## IRQ handler

- void [LPI2C\\_MasterTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle)

*Reusable routine to handle master interrupts.*

### 16.5.1 Detailed Description

### 16.5.2 Typedef Documentation

#### 16.5.2.1 lpi2c\_master\_transfer\_callback\_t

```
typedef void(* lpi2c_master_transfer_callback_t) (LPI2C_Type *base, lpi2c_master_handle_t *handle,
status_t completionStatus, void *userData)
```

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [LPI2C\\_MasterTransferCreateHandle\(\)](#).

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>completionStatus</i>	Either kStatus_Success or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

### 16.5.3 Enumeration Type Documentation

#### 16.5.3.1 anonymous enum

```
anonymous enum
```

LPI2C master peripheral flags.

The following status register flags can be cleared:

- [kLPI2C\\_MasterEndOfPacketFlag](#)
- [kLPI2C\\_MasterStopDetectFlag](#)
- [kLPI2C\\_MasterNackDetectFlag](#)
- [kLPI2C\\_MasterArbitrationLostFlag](#)
- [kLPI2C\\_MasterFifoErrFlag](#)

- [kLPI2C\\_MasterPinLowTimeoutFlag](#)
- [kLPI2C\\_MasterDataMatchFlag](#)

All flags except [kLPI2C\\_MasterBusyFlag](#) and [kLPI2C\\_MasterBusBusyFlag](#) can be enabled as interrupts.

#### Note

These enums are meant to be OR'd together to form a bit mask.

#### Enumerator

<a href="#">kLPI2C_MasterTxReadyFlag</a>	Transmit data flag.
<a href="#">kLPI2C_MasterRxReadyFlag</a>	Receive data flag.
<a href="#">kLPI2C_MasterEndOfPacketFlag</a>	End Packet flag.
<a href="#">kLPI2C_MasterStopDetectFlag</a>	Stop detect flag.
<a href="#">kLPI2C_MasterNackDetectFlag</a>	NACK detect flag.
<a href="#">kLPI2C_MasterArbitrationLostFlag</a>	Arbitration lost flag.
<a href="#">kLPI2C_MasterFifoErrFlag</a>	FIFO error flag.
<a href="#">kLPI2C_MasterPinLowTimeoutFlag</a>	Pin low timeout flag.
<a href="#">kLPI2C_MasterDataMatchFlag</a>	Data match flag.
<a href="#">kLPI2C_MasterBusyFlag</a>	Master busy flag.
<a href="#">kLPI2C_MasterBusBusyFlag</a>	Bus busy flag.

#### 16.5.3.2 lpi2c\_direction\_t

```
enum lpi2c_direction_t
```

Direction of master and slave transfers.

#### Enumerator

<a href="#">kLPI2C_Write</a>	Master transmit.
<a href="#">kLPI2C_Read</a>	Master receive.

#### 16.5.3.3 lpi2c\_master\_pin\_config\_t

```
enum lpi2c_master_pin_config_t
```

LPI2C pin configuration.

## Enumerator

kLPI2C_2PinOpenDrain	LPI2C Configured for 2-pin open drain mode.
kLPI2C_2PinOutputOnly	LPI2C Configured for 2-pin output only mode (ultra-fast mode)
kLPI2C_2PinPushPull	LPI2C Configured for 2-pin push-pull mode.
kLPI2C_4PinPushPull	LPI2C Configured for 4-pin push-pull mode.
kLPI2C_2PinOpenDrainWithSeparateSlave	LPI2C Configured for 2-pin open drain mode with separate LPI2C slave.
kLPI2C_2PinOutputOnlyWithSeparateSlave	LPI2C Configured for 2-pin output only mode(ultra-fast mode) with separate LPI2C slave.
kLPI2C_2PinPushPullWithSeparateSlave	LPI2C Configured for 2-pin push-pull mode with separate LPI2C slave.
kLPI2C_4PinPushPullWithInvertedOutput	LPI2C Configured for 4-pin push-pull mode(inverted outputs)

## 16.5.3.4 lpi2c\_host\_request\_source\_t

```
enum lpi2c_host_request_source_t
```

LPI2C master host request selection.

## Enumerator

kLPI2C_HostRequestExternalPin	Select the LPI2C_HREQ pin as the host request input.
kLPI2C_HostRequestInputTrigger	Select the input trigger as the host request input.

## 16.5.3.5 lpi2c\_host\_request\_polarity\_t

```
enum lpi2c_host_request_polarity_t
```

LPI2C master host request pin polarity configuration.

## Enumerator

kLPI2C_HostRequestPinActiveLow	Configure the LPI2C_HREQ pin active low.
kLPI2C_HostRequestPinActiveHigh	Configure the LPI2C_HREQ pin active high.

## 16.5.3.6 lpi2c\_data\_match\_config\_mode\_t

```
enum lpi2c_data_match_config_mode_t
```

LPI2C master data match configuration modes.

## Enumerator

kLPI2C_MatchDisabled	LPI2C Match Disabled.
kLPI2C_1stWordEqualsM0OrM1	LPI2C Match Enabled and 1st data word equals MATCH0 OR MATCH1.
kLPI2C_AnyWordEqualsM0OrM1	LPI2C Match Enabled and any data word equals MATCH0 OR MATCH1.
kLPI2C_1stWordEqualsM0And2ndWordEqualsM1	LPI2C Match Enabled and 1st data word equals MATCH0, 2nd data equals MATCH1.
kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1	LPI2C Match Enabled and any data word equals MATCH0, next data equals MATCH1.
kLPI2C_1stWordAndM1EqualsM0AndM1	LPI2C Match Enabled and 1st data word and MATCH0 equals MATCH0 and MATCH1.
kLPI2C_AnyWordAndM1EqualsM0AndM1	LPI2C Match Enabled and any data word and MATCH0 equals MATCH0 and MATCH1.

## 16.5.3.7 \_lpi2c\_master\_transfer\_flags

```
enum _lpi2c_master_transfer_flags
```

Transfer option flags.

## Note

These enumerations are intended to be OR'd together to form a bit mask of options for the `_lpi2c_master_transfer::flags` field.

## Enumerator

kLPI2C_TransferDefaultFlag	Transfer starts with a start signal, stops with a stop signal.
kLPI2C_TransferNoStartFlag	Don't send a start condition, address, and sub address.
kLPI2C_TransferRepeatedStartFlag	Send a repeated start condition.
kLPI2C_TransferNoStopFlag	Don't send a stop condition.

## 16.5.4 Function Documentation

## 16.5.4.1 LPI2C\_MasterGetDefaultConfig()

```
void LPI2C_MasterGetDefaultConfig (
    lpi2c_master_config_t * masterConfig )
```

Provides a default configuration for the LPI2C master peripheral.

This function provides the following default configuration for the LPI2C master peripheral:

```
masterConfig->enableMaster      = true;
masterConfig->debugEnable       = false;
masterConfig->ignoreAck         = false;
masterConfig->pinConfig         = kLPI2C_2PinOpenDrain;
masterConfig->baudRate_Hz       = 100000U;
masterConfig->busIdleTimeout_ns = 0;
masterConfig->pinLowTimeout_ns  = 0;
masterConfig->sdaGlitchFilterWidth_ns = 0;
masterConfig->sclGlitchFilterWidth_ns = 0;
masterConfig->hostRequest.enable = false;
masterConfig->hostRequest.source  = kLPI2C_HostRequestExternalPin;
masterConfig->hostRequest.polarity = kLPI2C_HostRequestPinActiveHigh;
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with [LPI2C\\_MasterInit\(\)](#).

#### Parameters

out	<i>masterConfig</i>	User provided configuration structure for default values. Refer to <a href="#">lpi2c_master_config_t</a> .
-----	---------------------	--

#### Examples

[board.c](#).

#### 16.5.4.2 LPI2C\_MasterInit()

```
void LPI2C_MasterInit (
    LPI2C_Type * base,
    const lpi2c_master_config_t * masterConfig,
    uint32_t sourceClock_Hz )
```

Initializes the LPI2C master peripheral.

This function enables the peripheral clock and initializes the LPI2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>masterConfig</i>	User provided peripheral configuration. Use <a href="#">LPI2C_MasterGetDefaultConfig()</a> to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

#### Examples

[board.c](#).

#### 16.5.4.3 LPI2C\_MasterDeinit()

```
void LPI2C_MasterDeinit (
    LPI2C_Type * base )
```

Deinitializes the LPI2C master peripheral.

This function disables the LPI2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### 16.5.4.4 LPI2C\_MasterConfigureDataMatch()

```
void LPI2C_MasterConfigureDataMatch (
    LPI2C_Type * base,
    const lpi2c_data_match_config_t * config )
```

Configures LPI2C master data match feature.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>config</i>	Settings for the data match feature.

#### 16.5.4.5 LPI2C\_MasterReset()

```
static void LPI2C_MasterReset (
    LPI2C_Type * base ) [inline], [static]
```

Performs a software reset.

Restores the LPI2C master peripheral to reset conditions.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### 16.5.4.6 LPI2C\_MasterEnable()

```
static void LPI2C_MasterEnable (
```

```
LPI2C_Type * base,  
bool enable ) [inline], [static]
```

Enables or disables the LPI2C module as master.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as master.

#### 16.5.4.7 LPI2C\_MasterGetStatusFlags()

```
static uint32_t LPI2C_MasterGetStatusFlags (  
    LPI2C_Type * base ) [inline], [static]
```

Gets the LPI2C master status flags.

A bit mask with the state of all LPI2C master status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

#### See also

[\\_lpi2c\\_master\\_flags](#)

#### 16.5.4.8 LPI2C\_MasterClearStatusFlags()

```
static void LPI2C_MasterClearStatusFlags (  
    LPI2C_Type * base,  
    uint32_t statusMask ) [inline], [static]
```

Clears the LPI2C master status flag state.

The following status register flags can be cleared:

- [kLPI2C\\_MasterEndOfPacketFlag](#)



- [kLPI2C\\_MasterStopDetectFlag](#)
- [kLPI2C\\_MasterNackDetectFlag](#)
- [kLPI2C\\_MasterArbitrationLostFlag](#)
- [kLPI2C\\_MasterFifoErrFlag](#)
- [kLPI2C\\_MasterPinLowTimeoutFlag](#)
- [kLPI2C\\_MasterDataMatchFlag](#)

Attempts to clear other flags has no effect.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of <code>_lpi2c_master_flags</code> enumerators OR'd together. You may pass the result of a previous call to <a href="#">LPI2C_MasterGetStatusFlags()</a> .

#### See also

`_lpi2c_master_flags`.

#### 16.5.4.9 LPI2C\_MasterEnableInterrupts()

```
static void LPI2C_MasterEnableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Enables the LPI2C master interrupt requests.

All flags except [kLPI2C\\_MasterBusyFlag](#) and [kLPI2C\\_MasterBusBusyFlag](#) can be enabled as interrupts.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See <code>_lpi2c_master_flags</code> for the set of constants that should be OR'd together to form the bit mask.

#### 16.5.4.10 LPI2C\_MasterDisableInterrupts()

```
static void LPI2C_MasterDisableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Disables the LPI2C master interrupt requests.

All flags except [kLPI2C\\_MasterBusyFlag](#) and [kLPI2C\\_MasterBusBusyFlag](#) can be enabled as interrupts.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See <code>_lpi2c_master_flags</code> for the set of constants that should be OR'd together to form the bit mask.

#### 16.5.4.11 LPI2C\_MasterGetEnabledInterrupts()

```
static uint32_t LPI2C_MasterGetEnabledInterrupts (
    LPI2C_Type * base ) [inline], [static]
```

Returns the set of currently enabled LPI2C master interrupt requests.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### Returns

A bitmask composed of `_lpi2c_master_flags` enumerators OR'd together to indicate the set of enabled interrupts.

#### 16.5.4.12 LPI2C\_MasterEnableDMA()

```
static void LPI2C_MasterEnableDMA (
    LPI2C_Type * base,
    bool enableTx,
    bool enableRx ) [inline], [static]
```

Enables or disables LPI2C master DMA requests.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enableTx</i>	Enable flag for transmit DMA request. Pass true for enable, false for disable.
<i>enableRx</i>	Enable flag for receive DMA request. Pass true for enable, false for disable.

#### 16.5.4.13 LPI2C\_MasterGetTxFifoAddress()

```
static uint32_t LPI2C_MasterGetTxFifoAddress (
    LPI2C_Type * base ) [inline], [static]
```

Gets LPI2C master transmit data register address for DMA transfer.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

##### Returns

The LPI2C Master Transmit Data Register address.

#### 16.5.4.14 LPI2C\_MasterGetRxFifoAddress()

```
static uint32_t LPI2C_MasterGetRxFifoAddress (
    LPI2C_Type * base ) [inline], [static]
```

Gets LPI2C master receive data register address for DMA transfer.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

##### Returns

The LPI2C Master Receive Data Register address.

#### 16.5.4.15 LPI2C\_MasterSetWatermarks()

```
static void LPI2C_MasterSetWatermarks (
    LPI2C_Type * base,
    size_t txWords,
    size_t rxWords ) [inline], [static]
```

Sets the watermarks for LPI2C master FIFOs.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

## Parameters

<i>txWords</i>	Transmit FIFO watermark value in words. The <a href="#">kLPI2C_MasterTxReadyFlag</a> flag is set whenever the number of words in the transmit FIFO is equal or less than <i>txWords</i> . Writing a value equal or greater than the FIFO size is truncated.
<i>rxWords</i>	Receive FIFO watermark value in words. The <a href="#">kLPI2C_MasterRxReadyFlag</a> flag is set whenever the number of words in the receive FIFO is greater than <i>rxWords</i> . Writing a value equal or greater than the FIFO size is truncated.

## 16.5.4.16 LPI2C\_MasterGetFifoCounts()

```
static void LPI2C_MasterGetFifoCounts (
    LPI2C_Type * base,
    size_t * rxCount,
    size_t * txCount ) [inline], [static]
```

Gets the current number of words in the LPI2C master FIFOs.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>txCount</i>	Pointer through which the current number of words in the transmit FIFO is returned. Pass NULL if this value is not required.
out	<i>rxCount</i>	Pointer through which the current number of words in the receive FIFO is returned. Pass NULL if this value is not required.

## 16.5.4.17 LPI2C\_MasterSetBaudRate()

```
void LPI2C_MasterSetBaudRate (
    LPI2C_Type * base,
    uint32_t sourceClock_Hz,
    uint32_t baudRate_Hz )
```

Sets the I2C bus frequency for master transactions.

The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

## Note

Please note that the second parameter is the clock frequency of LPI2C module, the third parameter means user configured bus baudrate, this implementation is different from other I2C drivers which use baudrate configuration as second parameter and source clock frequency as third parameter.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>sourceClock_Hz</i>	LPI2C functional clock frequency in Hertz.
<i>baudRate_Hz</i>	Requested bus frequency in Hertz.

## 16.5.4.18 LPI2C\_MasterGetBusIdleState()

```
static bool LPI2C_MasterGetBusIdleState (
    LPI2C_Type * base ) [inline], [static]
```

Returns whether the bus is idle.

Requires the master mode to be enabled.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

## Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

## 16.5.4.19 LPI2C\_MasterStart()

```
status_t LPI2C_MasterStart (
    LPI2C_Type * base,
    uint8_t address,
    lpi2c_direction_t dir )
```

Sends a START signal and slave address on the I2C bus.

This function is used to initiate a new master mode transfer. First, the bus state is checked to ensure that another master is not occupying the bus. Then a START signal is transmitted, followed by the 7-bit address specified in the *address* parameter. Note that this function does not actually wait until the START and address are successfully sent on the bus before returning.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either <a href="#">kLPI2C_Read</a> or <a href="#">kLPI2C_Write</a> . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

## Return values

<i>kStatus_Success</i>	START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

## 16.5.4.20 LPI2C\_MasterRepeatedStart()

```
static status_t LPI2C_MasterRepeatedStart (
    LPI2C_Type * base,
    uint8_t address,
    lpi2c_direction_t dir ) [inline], [static]
```

Sends a repeated START signal and slave address on the I2C bus.

This function is used to send a Repeated START signal when a transfer is already in progress. Like [LPI2C\\_MasterStart\(\)](#), it also sends the specified 7-bit address.

## Note

This function exists primarily to maintain compatible APIs between LPI2C and I2C drivers, as well as to better document the intent of code that uses these APIs.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either <a href="#">kLPI2C_Read</a> or <a href="#">kLPI2C_Write</a> . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

## Return values

<i>kStatus_Success</i>	Repeated START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

References [LPI2C\\_MasterStart\(\)](#).

## 16.5.4.21 LPI2C\_MasterSend()

```
status_t LPI2C_MasterSend (
    LPI2C_Type * base,
    void * txBuff,
    size_t txSize )
```

Performs a polling send transfer on the I2C bus.

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus\\_LPI2C\\_Nak](#).

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

## Return values

<i>kStatus_Success</i>	Data was sent successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or over run.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

## 16.5.4.22 LPI2C\_MasterReceive()

```
status_t LPI2C_MasterReceive (
    LPI2C_Type * base,
    void * rxBuff,
    size_t rxSize )
```

Performs a polling receive transfer on the I2C bus.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.

## Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

## 16.5.4.23 LPI2C\_MasterStop()

```
status_t LPI2C_MasterStop (
    LPI2C_Type * base )
```



Sends a STOP signal on the I2C bus.

This function does not return until the STOP signal is seen on the bus, or an error occurs.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### Return values

<i>kStatus_Success</i>	The STOP signal was successfully sent on the bus and the transaction terminated.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

#### 16.5.4.24 LPI2C\_MasterTransferBlocking()

```
status_t LPI2C_MasterTransferBlocking (
    LPI2C_Type * base,
    lpi2c_master_transfer_t * transfer )
```

Performs a master polling transfer on the I2C bus.

#### Note

The API does not return until the transfer succeeds or fails due to error happens during transfer.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>transfer</i>	Pointer to the transfer structure.

#### Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

#### 16.5.4.25 LPI2C\_MasterTransferCreateHandle()

```
void LPI2C_MasterTransferCreateHandle (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    lpi2c_master_transfer_callback_t callback,
    void * userData )
```

Creates a new handle for the LPI2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C\\_MasterTransferAbort\(\)](#) API shall be called.

##### Note

The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

##### Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C master driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

#### 16.5.4.26 LPI2C\_MasterTransferNonBlocking()

```
status_t LPI2C_MasterTransferNonBlocking (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    lpi2c_master_transfer_t * transfer )
```

Performs a non-blocking transaction on the I2C bus.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>transfer</i>	The pointer to the transfer descriptor.

##### Return values

<i>kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_LPI2C_Busy</i>	Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

## 16.5.4.27 LPI2C\_MasterTransferGetCount()

```
status_t LPI2C_MasterTransferGetCount (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    size_t * count )
```

Returns number of bytes transferred so far.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to the LPI2C master driver handle.
out	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

## Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

## 16.5.4.28 LPI2C\_MasterTransferAbort()

```
void LPI2C_MasterTransferAbort (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle )
```

Terminates a non-blocking LPI2C master transmission early.

## Note

It is not safe to call this function from an IRQ handler that has a higher priority than the LPI2C peripheral's IRQ priority.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

## Return values

<i>kStatus_Success</i>	A transaction was successfully aborted.
<i>kStatus_LPI2C_Idle</i>	There is not a non-blocking transaction currently in progress.

#### 16.5.4.29 LPI2C\_MasterTransferHandleIRQ()

```
void LPI2C_MasterTransferHandleIRQ (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle )
```

Reusable routine to handle master interrupts.

##### Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

## 16.6 LPI2C Slave Driver

### Data Structures

- struct [lpi2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the LPI2C slave module.*
- struct [lpi2c\\_slave\\_transfer\\_t](#)  
*LPI2C slave transfer structure.*
- struct [lpi2c\\_slave\\_handle\\_t](#)  
*LPI2C slave handle structure.*

### Typedefs

- typedef void(\* [lpi2c\\_slave\\_transfer\\_callback\\_t](#)) (LPI2C\_Type \*base, [lpi2c\\_slave\\_transfer\\_t](#) \*transfer, void \*userData)  
*Slave event callback function pointer type.*

### Enumerations

- enum [\\_lpi2c\\_slave\\_flags](#) {  
[kLPI2C\\_SlaveTxReadyFlag](#) = LPI2C\_SSR\_TDF\_MASK, [kLPI2C\\_SlaveRxReadyFlag](#) = LPI2C\_SSR\_RDF\_MA←  
SK, [kLPI2C\\_SlaveAddressValidFlag](#) = LPI2C\_SSR\_AVF\_MASK, [kLPI2C\\_SlaveTransmitAckFlag](#) = LPI2C\_SS←  
R\_TAF\_MASK,  
[kLPI2C\\_SlaveRepeatedStartDetectFlag](#) = LPI2C\_SSR\_RSF\_MASK, [kLPI2C\\_SlaveStopDetectFlag](#) = LPI2C\_←  
SSR\_SDF\_MASK, [kLPI2C\\_SlaveBitErrFlag](#) = LPI2C\_SSR\_BEF\_MASK, [kLPI2C\\_SlaveFifoErrFlag](#) = LPI2C\_S←  
SR\_FEF\_MASK,  
[kLPI2C\\_SlaveAddressMatch0Flag](#) = LPI2C\_SSR\_AM0F\_MASK, [kLPI2C\\_SlaveAddressMatch1Flag](#) = LPI2C\_←  
SSR\_AM1F\_MASK, [kLPI2C\\_SlaveGeneralCallFlag](#) = LPI2C\_SSR\_GCF\_MASK, [kLPI2C\\_SlaveBusyFlag](#) = LP←  
I2C\_SSR\_SBF\_MASK,  
[kLPI2C\\_SlaveBusBusyFlag](#) = LPI2C\_SSR\_BBF\_MASK }  
*LPI2C slave peripheral flags.*
- enum [lpi2c\\_slave\\_address\\_match\\_t](#) { [kLPI2C\\_MatchAddress0](#) = 0U, [kLPI2C\\_MatchAddress0OrAddress1](#) = 2U,  
[kLPI2C\\_MatchAddress0ThroughAddress1](#) = 6U }  
*LPI2C slave address match options.*
- enum [lpi2c\\_slave\\_transfer\\_event\\_t](#) {  
[kLPI2C\\_SlaveAddressMatchEvent](#) = 0x01U, [kLPI2C\\_SlaveTransmitEvent](#) = 0x02U, [kLPI2C\\_SlaveReceiveEvent](#)  
= 0x04U, [kLPI2C\\_SlaveTransmitAckEvent](#) = 0x08U,  
[kLPI2C\\_SlaveRepeatedStartEvent](#) = 0x10U, [kLPI2C\\_SlaveCompletionEvent](#) = 0x20U, [kLPI2C\\_SlaveAllEvents](#) }  
*Set of events sent to the callback for non blocking slave transfers.*

### Slave initialization and deinitialization

- void [LPI2C\\_SlaveGetDefaultConfig](#) ([lpi2c\\_slave\\_config\\_t](#) \*slaveConfig)  
*Provides a default configuration for the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveInit](#) (LPI2C\_Type \*base, const [lpi2c\\_slave\\_config\\_t](#) \*slaveConfig, uint32\_t sourceClock\_Hz)  
*Initializes the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveDeinit](#) (LPI2C\_Type \*base)  
*Deinitializes the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveReset](#) (LPI2C\_Type \*base)  
*Performs a software reset of the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveEnable](#) (LPI2C\_Type \*base, bool enable)  
*Enables or disables the LPI2C module as slave.*

## Slave status

- static [uint32\\_t LPI2C\\_SlaveGetStatusFlags](#) (LPI2C\_Type \*base)  
*Gets the LPI2C slave status flags.*
- static void [LPI2C\\_SlaveClearStatusFlags](#) (LPI2C\_Type \*base, [uint32\\_t](#) statusMask)  
*Clears the LPI2C status flag state.*

## Slave interrupts

- static void [LPI2C\\_SlaveEnableInterrupts](#) (LPI2C\_Type \*base, [uint32\\_t](#) interruptMask)  
*Enables the LPI2C slave interrupt requests.*
- static void [LPI2C\\_SlaveDisableInterrupts](#) (LPI2C\_Type \*base, [uint32\\_t](#) interruptMask)  
*Disables the LPI2C slave interrupt requests.*
- static [uint32\\_t LPI2C\\_SlaveGetEnabledInterrupts](#) (LPI2C\_Type \*base)  
*Returns the set of currently enabled LPI2C slave interrupt requests.*

## Slave DMA control

- static void [LPI2C\\_SlaveEnableDMA](#) (LPI2C\_Type \*base, bool enableAddressValid, bool enableRx, bool enableTx)  
*Enables or disables the LPI2C slave peripheral DMA requests.*

## Slave bus operations

- static bool [LPI2C\\_SlaveGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- static void [LPI2C\\_SlaveTransmitAck](#) (LPI2C\_Type \*base, bool ackOrNack)  
*Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.*
- static [uint32\\_t LPI2C\\_SlaveGetReceivedAddress](#) (LPI2C\_Type \*base)  
*Returns the slave address sent by the I2C master.*
- status\_t [LPI2C\\_SlaveSend](#) (LPI2C\_Type \*base, void \*txBuff, size\_t txSize, size\_t \*actualTxSize)  
*Performs a polling send transfer on the I2C bus.*
- status\_t [LPI2C\\_SlaveReceive](#) (LPI2C\_Type \*base, void \*rxBuff, size\_t rxSize, size\_t \*actualRxSize)  
*Performs a polling receive transfer on the I2C bus.*

## Slave non-blocking

- void [LPI2C\\_SlaveTransferCreateHandle](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, [lpi2c\\_slave\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Creates a new handle for the LPI2C slave non-blocking APIs.*
- status\_t [LPI2C\\_SlaveTransferNonBlocking](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, [uint32\\_t](#) eventMask)  
*Starts accepting slave transfers.*
- status\_t [LPI2C\\_SlaveTransferGetCount](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, size\_t \*count)  
*Gets the slave transfer status during a non-blocking transfer.*
- void [LPI2C\\_SlaveTransferAbort](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Aborts the slave non-blocking transfers.*

## Slave IRQ handler

- void [LPI2C\\_SlaveTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Reusable routine to handle slave interrupts.*

### 16.6.1 Detailed Description

### 16.6.2 Typedef Documentation

#### 16.6.2.1 lpi2c\_slave\_transfer\_callback\_t

```
typedef void(* lpi2c_slave_transfer_callback_t) (LPI2C_Type *base, lpi2c\_slave\_transfer\_t *transfer, void *userData)
```

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the [LPI2C\\_SlaveSetCallback\(\)](#) function after you have created a handle.

#### Parameters

<i>base</i>	Base address for the LPI2C instance on which the event occurred.
<i>transfer</i>	Pointer to transfer descriptor containing values passed to and/or from the callback.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

### 16.6.3 Enumeration Type Documentation

#### 16.6.3.1 \_lpi2c\_slave\_flags

```
enum \_lpi2c\_slave\_flags
```

LPI2C slave peripheral flags.

The following status register flags can be cleared:

- [kLPI2C\\_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C\\_SlaveStopDetectFlag](#)
- [kLPI2C\\_SlaveBitErrFlag](#)
- [kLPI2C\\_SlaveFifoErrFlag](#)

All flags except [kLPI2C\\_SlaveBusyFlag](#) and [kLPI2C\\_SlaveBusBusyFlag](#) can be enabled as interrupts.

#### Note

These enumerations are meant to be OR'd together to form a bit mask.

### Enumerator

kLPI2C_SlaveTxReadyFlag	Transmit data flag.
kLPI2C_SlaveRxReadyFlag	Receive data flag.
kLPI2C_SlaveAddressValidFlag	Address valid flag.
kLPI2C_SlaveTransmitAckFlag	Transmit ACK flag.
kLPI2C_SlaveRepeatedStartDetectFlag	Repeated start detect flag.
kLPI2C_SlaveStopDetectFlag	Stop detect flag.
kLPI2C_SlaveBitErrFlag	Bit error flag.
kLPI2C_SlaveFifoErrFlag	FIFO error flag.
kLPI2C_SlaveAddressMatch0Flag	Address match 0 flag.
kLPI2C_SlaveAddressMatch1Flag	Address match 1 flag.
kLPI2C_SlaveGeneralCallFlag	General call flag.
kLPI2C_SlaveBusyFlag	Master busy flag.
kLPI2C_SlaveBusBusyFlag	Bus busy flag.

#### 16.6.3.2 lpi2c\_slave\_address\_match\_t

```
enum lpi2c_slave_address_match_t
```

LPI2C slave address match options.

### Enumerator

kLPI2C_MatchAddress0	Match only address 0.
kLPI2C_MatchAddress0OrAddress1	Match either address 0 or address 1.
kLPI2C_MatchAddress0ThroughAddress1	Match a range of slave addresses from address 0 through address 1.

#### 16.6.3.3 lpi2c\_slave\_transfer\_event\_t

```
enum lpi2c_slave_transfer_event_t
```

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [LPI2C\\_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

### Note

These enumerations are meant to be OR'd together to form a bit mask of events.



## Enumerator

kLPI2C_SlaveAddressMatchEvent	Received the slave address after a start or repeated start.
kLPI2C_SlaveTransmitEvent	Callback is requested to provide data to transmit (slave-transmitter role).
kLPI2C_SlaveReceiveEvent	Callback is requested to provide a buffer in which to place received data (slave-receiver role).
kLPI2C_SlaveTransmitAckEvent	Callback needs to either transmit an ACK or NACK.
kLPI2C_SlaveRepeatedStartEvent	A repeated start was detected.
kLPI2C_SlaveCompletionEvent	A stop was detected, completing the transfer.
kLPI2C_SlaveAllEvents	Bit mask of all available events.

## 16.6.4 Function Documentation

## 16.6.4.1 LPI2C\_SlaveGetDefaultConfig()

```
void LPI2C_SlaveGetDefaultConfig (
    lpi2c_slave_config_t * slaveConfig )
```

Provides a default configuration for the LPI2C slave peripheral.

This function provides the following default configuration for the LPI2C slave peripheral:

```
slaveConfig->enableSlave           = true;
slaveConfig->address0               = 0U;
slaveConfig->address1               = 0U;
slaveConfig->addressMatchMode       = kLPI2C_MatchAddress0;
slaveConfig->filterDozeEnable       = true;
slaveConfig->filterEnable           = true;
slaveConfig->enableGeneralCall      = false;
slaveConfig->sclStall.enableAck      = false;
slaveConfig->sclStall.enableTx       = true;
slaveConfig->sclStall.enableRx       = true;
slaveConfig->sclStall.enableAddress = true;
slaveConfig->ignoreAck              = false;
slaveConfig->enableReceivedAddressRead = false;
slaveConfig->sdaGlitchFilterWidth_ns = 0;
slaveConfig->sclGlitchFilterWidth_ns = 0;
slaveConfig->dataValidDelay_ns      = 0;
slaveConfig->clockHoldTime_ns       = 0;
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [LPI2C\\_SlaveInit\(\)](#). Be sure to override at least the *address0* member of the configuration structure with the desired slave address.

## Parameters

out	<i>slaveConfig</i>	User provided configuration structure that is set to default values. Refer to <a href="#">lpi2c_slave_config_t</a> .
-----	--------------------	--

#### 16.6.4.2 LPI2C\_SlaveInit()

```
void LPI2C_SlaveInit (
    LPI2C_Type * base,
    const lpi2c_slave_config_t * slaveConfig,
    uint32_t sourceClock_Hz )
```

Initializes the LPI2C slave peripheral.

This function enables the peripheral clock and initializes the LPI2C slave peripheral as described by the user provided configuration.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>slaveConfig</i>	User provided peripheral configuration. Use <a href="#">LPI2C_SlaveGetDefaultConfig()</a> to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the filter widths, data valid delay, and clock hold time.

#### 16.6.4.3 LPI2C\_SlaveDeinit()

```
void LPI2C_SlaveDeinit (
    LPI2C_Type * base )
```

Deinitializes the LPI2C slave peripheral.

This function disables the LPI2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### 16.6.4.4 LPI2C\_SlaveReset()

```
static void LPI2C_SlaveReset (
    LPI2C_Type * base ) [inline], [static]
```

Performs a software reset of the LPI2C slave peripheral.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### 16.6.4.5 LPI2C\_SlaveEnable()

```
static void LPI2C_SlaveEnable (
    LPI2C_Type * base,
    bool enable ) [inline], [static]
```

Enables or disables the LPI2C module as slave.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as slave.

#### 16.6.4.6 LPI2C\_SlaveGetStatusFlags()

```
static uint32_t LPI2C_SlaveGetStatusFlags (
    LPI2C_Type * base ) [inline], [static]
```

Gets the LPI2C slave status flags.

A bit mask with the state of all LPI2C slave status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

##### Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

##### See also

[\\_lpi2c\\_slave\\_flags](#)

#### 16.6.4.7 LPI2C\_SlaveClearStatusFlags()

```
static void LPI2C_SlaveClearStatusFlags (
    LPI2C_Type * base,
    uint32_t statusMask ) [inline], [static]
```

Clears the LPI2C status flag state.

The following status register flags can be cleared:

- [kLPI2C\\_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C\\_SlaveStopDetectFlag](#)
- [kLPI2C\\_SlaveBitErrFlag](#)
- [kLPI2C\\_SlaveFifoErrFlag](#)

Attempts to clear other flags has no effect.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of <a href="#">_lpi2c_slave_flags</a> enumerators OR'd together. You may pass the result of a previous call to <a href="#">LPI2C_SlaveGetStatusFlags()</a> .

#### See also

[\\_lpi2c\\_slave\\_flags](#).

#### 16.6.4.8 LPI2C\_SlaveEnableInterrupts()

```
static void LPI2C_SlaveEnableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Enables the LPI2C slave interrupt requests.

All flags except [kLPI2C\\_SlaveBusyFlag](#) and [kLPI2C\\_SlaveBusBusyFlag](#) can be enabled as interrupts.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See <a href="#">_lpi2c_slave_flags</a> for the set of constants that should be OR'd together to form the bit mask.

#### 16.6.4.9 LPI2C\_SlaveDisableInterrupts()

```
static void LPI2C_SlaveDisableInterrupts (
```

```
LPI2C_Type * base,
uint32_t interruptMask ) [inline], [static]
```

Disables the LPI2C slave interrupt requests.

All flags except [kLPI2C\\_SlaveBusyFlag](#) and [kLPI2C\\_SlaveBusBusyFlag](#) can be enabled as interrupts.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See <a href="#">_lpi2c_slave_flags</a> for the set of constants that should be OR'd together to form the bit mask.

#### 16.6.4.10 LPI2C\_SlaveGetEnabledInterrupts()

```
static uint32_t LPI2C_SlaveGetEnabledInterrupts (
    LPI2C_Type * base ) [inline], [static]
```

Returns the set of currently enabled LPI2C slave interrupt requests.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

#### Returns

A bitmask composed of [\\_lpi2c\\_slave\\_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

#### 16.6.4.11 LPI2C\_SlaveEnableDMA()

```
static void LPI2C_SlaveEnableDMA (
    LPI2C_Type * base,
    bool enableAddressValid,
    bool enableRx,
    bool enableTx ) [inline], [static]
```

Enables or disables the LPI2C slave peripheral DMA requests.

#### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enableAddressValid</i>	Enable flag for the address valid DMA request. Pass true for enable, false for disable. The address valid DMA request is shared with the receive data DMA request.
<i>enableRx</i>	Enable flag for the receive data DMA request. Pass true for enable, false for disable.
<i>enableTx</i>	Enable flag for the transmit data DMA request. Pass true for enable, false for disable.

#### 16.6.4.12 LPI2C\_SlaveGetBusIdleState()

```
static bool LPI2C_SlaveGetBusIdleState (  
    LPI2C_Type * base ) [inline], [static]
```

Returns whether the bus is idle.

Requires the slave mode to be enabled.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

##### Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

#### 16.6.4.13 LPI2C\_SlaveTransmitAck()

```
static void LPI2C_SlaveTransmitAck (  
    LPI2C_Type * base,  
    bool ackOrNack ) [inline], [static]
```

Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.

Use this function to send an ACK or NAK when the [kLPI2C\\_SlaveTransmitAckFlag](#) is asserted. This only happens if you enable the `sclStall.enableAck` field of the [lpi2c\\_slave\\_config\\_t](#) configuration structure used to initialize the slave peripheral.

##### Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>ackOrNack</i>	Pass true for an ACK or false for a NAK.

#### 16.6.4.14 LPI2C\_SlaveGetReceivedAddress()

```
static uint32_t LPI2C_SlaveGetReceivedAddress (  
    LPI2C_Type * base ) [inline], [static]
```

Returns the slave address sent by the I2C master.

This function should only be called if the [kLPI2C\\_SlaveAddressValidFlag](#) is asserted.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

## Returns

The 8-bit address matched by the LPI2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

## 16.6.4.15 LPI2C\_SlaveSend()

```
status_t LPI2C_SlaveSend (
    LPI2C_Type * base,
    void * txBuff,
    size_t txSize,
    size_t * actualTxSize )
```

Performs a polling send transfer on the I2C bus.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>txBuff</i>	The pointer to the data to be transferred.
	<i>txSize</i>	The length in bytes of the data to be transferred.
out	<i>actualTxSize</i>	

## Returns

Error or success status returned by API.

## 16.6.4.16 LPI2C\_SlaveReceive()

```
status_t LPI2C_SlaveReceive (
    LPI2C_Type * base,
    void * rxBuff,
    size_t rxSize,
    size_t * actualRxSize )
```

Performs a polling receive transfer on the I2C bus.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>rxBuff</i>	The pointer to the data to be transferred.
	<i>rxSize</i>	The length in bytes of the data to be transferred.
out	<i>actualRxSize</i>	

## Returns

Error or success status returned by API.

## 16.6.4.17 LPI2C\_SlaveTransferCreateHandle()

```
void LPI2C_SlaveTransferCreateHandle (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    lpi2c_slave_transfer_callback_t callback,
    void * userData )
```

Creates a new handle for the LPI2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C\\_SlaveTransferAbort\(\)](#) API shall be called.

## Note

The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C slave driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

## 16.6.4.18 LPI2C\_SlaveTransferNonBlocking()

```
status_t LPI2C_SlaveTransferNonBlocking (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    uint32_t eventMask )
```

Starts accepting slave transfers.

Call this API after calling [I2C\\_SlaveInit\(\)](#) and [LPI2C\\_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [LPI2C\\_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [lpi2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kLPI2C\\_SlaveTransmitEvent](#) and [kLPI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kLPI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.



## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to <code>lpi2c_slave_handle_t</code> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together <code>lpi2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kLPI2C_SlaveAllEvents</code> to enable all events.

## Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_LPI2C_Busy</i>	Slave transfers have already been started on this handle.

## 16.6.4.19 LPI2C\_SlaveTransferGetCount()

```
status_t LPI2C_SlaveTransferGetCount (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    size_t * count )
```

Gets the slave transfer status during a non-blocking transfer.

## Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure.
out	<i>count</i>	Pointer to a value to hold the number of bytes transferred. May be NULL if the count is not required.

## Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	

## 16.6.4.20 LPI2C\_SlaveTransferAbort()

```
void LPI2C_SlaveTransferAbort (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle )
```

Aborts the slave non-blocking transfers.

## Note

This API could be called at any time to stop slave for handling the bus events.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to <code>lpi2c_slave_handle_t</code> structure which stores the transfer state.

## Return values

<i>kStatus_Success</i>	
<i>kStatus_LPI2C_Idle</i>	

## 16.6.4.21 LPI2C\_SlaveTransferHandleIRQ()

```
void LPI2C_SlaveTransferHandleIRQ (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle )
```

Reusable routine to handle slave interrupts.

## Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

## Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to <code>lpi2c_slave_handle_t</code> structure which stores the transfer state.

## 16.7 LPI2C Master DMA Driver

## 16.8 LPI2C FreeRTOS Driver

## 16.9 LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver

### Modules

- [LPUART Driver](#)
- [LPUART DMA Driver](#)
- [LPUART eDMA Driver](#)
- [LPUART FreeRTOS Driver](#)

### 16.9.1 Detailed Description

## 16.10 LPUART Driver

### Files

- file [fsl\\_lpuart.h](#)

### Data Structures

- struct [lpuart\\_config\\_t](#)  
*LPUART configuration structure.*
- struct [lpuart\\_transfer\\_t](#)  
*LPUART transfer structure.*
- struct [lpuart\\_handle\\_t](#)  
*LPUART handle structure.*

### Macros

- `#define UART_RETRY_TIMES 0U` /\* Defining to zero means to keep waiting for the flag until it is assert/deassert.  
\*/  
*Retry times for waiting flag.*

### Typedefs

- typedef void(\* [lpuart\\_transfer\\_callback\\_t](#)) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, status\_t status, void \*userData)  
*LPUART transfer callback function.*

### Enumerations

- enum {  
[kStatus\\_LPUART\\_TxBusy](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 0), [kStatus\\_LPUART\\_RxBusy](#) = MAKE\_←  
STATUS(kStatusGroup\_LPUART, 1), [kStatus\\_LPUART\\_TxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 2),  
[kStatus\\_LPUART\\_RxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 3),  
[kStatus\\_LPUART\\_TxWatermarkTooLarge](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 4), [kStatus\\_LPUART\\_RxWatermarkTooLarg](#)  
= MAKE\_STATUS(kStatusGroup\_LPUART, 5), [kStatus\\_LPUART\\_FlagCannotClearManually](#) = MAKE\_STAT←  
US(kStatusGroup\_LPUART, 6), [kStatus\\_LPUART\\_Error](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 7),  
[kStatus\\_LPUART\\_RxRingBufferOverflow](#), [kStatus\\_LPUART\\_RxHardwareOverflow](#) = MAKE\_STATUS(k←  
StatusGroup\_LPUART, 9), [kStatus\\_LPUART\\_NoiseError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 10),  
[kStatus\\_LPUART\\_FramingError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 11),  
[kStatus\\_LPUART\\_ParityError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 12), [kStatus\\_LPUART\\_BaudrateNotSupport](#),  
[kStatus\\_LPUART\\_IdleLineDetected](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 14), [kStatus\\_LPUART\\_Timeout](#)  
= MAKE\_STATUS(kStatusGroup\_LPUART, 15) }  
*Error codes for the LPUART driver.*
- enum [lpuart\\_parity\\_mode\\_t](#) { [kLPUART\\_ParityDisabled](#) = 0x0U, [kLPUART\\_ParityEven](#) = 0x2U, [kLPUART\\_ParityOdd](#)  
= 0x3U }  
*LPUART parity mode.*

- enum `lpuart_data_bits_t` { `kLPUART_EightDataBits` = 0x0U }  
*LPUART data bits count.*
- enum `lpuart_stop_bit_count_t` { `kLPUART_OneStopBit` = 0U, `kLPUART_TwoStopBit` = 1U }  
*LPUART stop bit count.*
- enum `lpuart_idle_type_select_t` { `kLPUART_IdleTypeStartBit` = 0U, `kLPUART_IdleTypeStopBit` = 1U }  
*LPUART idle flag type defines when the receiver starts counting.*
- enum `lpuart_idle_config_t` {  
    `kLPUART_IdleCharacter1` = 0U, `kLPUART_IdleCharacter2` = 1U, `kLPUART_IdleCharacter4` = 2U, `kLPUART_IdleCharacter8`  
    = 3U,  
    `kLPUART_IdleCharacter16` = 4U, `kLPUART_IdleCharacter32` = 5U, `kLPUART_IdleCharacter64` = 6U,  
    `kLPUART_IdleCharacter128` = 7U }  
*LPUART idle detected configuration.*
- enum `_lpuart_interrupt_enable` {  
    `kLPUART_RxActiveEdgeInterruptEnable` = (LPUART\_BAUD\_RXEDGIE\_MASK >> 8), `kLPUART_TxDataRegEmptyInterruptEnable`  
    = (LPUART\_CTRL\_TIE\_MASK), `kLPUART_TransmissionCompleteInterruptEnable` = (LPUART\_CTRL\_TCIE\_<←  
    MASK), `kLPUART_RxDataRegFullInterruptEnable` = (LPUART\_CTRL\_RIE\_MASK),  
    `kLPUART_IdleLineInterruptEnable` = (LPUART\_CTRL\_ILIE\_MASK), `kLPUART_RxOverrunInterruptEnable`  
    = (LPUART\_CTRL\_ORIE\_MASK), `kLPUART_NoiseErrorInterruptEnable` = (LPUART\_CTRL\_NEIE\_MASK),  
    `kLPUART_FramingErrorInterruptEnable` = (LPUART\_CTRL\_FEIE\_MASK),  
    `kLPUART_ParityErrorInterruptEnable` = (LPUART\_CTRL\_PEIE\_MASK) }  
*LPUART interrupt configuration structure, default settings all disabled.*
- enum `_lpuart_flags` {  
    `kLPUART_TxDataRegEmptyFlag`, `kLPUART_TransmissionCompleteFlag`, `kLPUART_RxDataRegFullFlag`,  
    `kLPUART_IdleLineFlag` = (LPUART\_STAT\_IDLE\_MASK),  
    `kLPUART_RxOverrunFlag` = (LPUART\_STAT\_OR\_MASK), `kLPUART_NoiseErrorFlag` = (LPUART\_STAT\_N\_<←  
    F\_MASK), `kLPUART_FramingErrorFlag`, `kLPUART_ParityErrorFlag` = (LPUART\_STAT\_PF\_MASK),  
    `kLPUART_RxActiveEdgeFlag`, `kLPUART_RxActiveFlag` }  
*LPUART status flags.*

## Driver version

- #define `FSL_LPUART_DRIVER_VERSION` (MAKE\_VERSION(2, 3, 0))  
*LPUART driver version 2.3.0.*

## Initialization and deinitialization

- status\_t `LPUART_Init` (LPUART\_Type \*base, const `lpuart_config_t` \*config, `uint32_t` srcClock\_Hz)  
*Initializes an LPUART instance with the user configuration structure and the peripheral clock.*
- void `LPUART_Deinit` (LPUART\_Type \*base)  
*Deinitializes a LPUART instance.*
- void `LPUART_GetDefaultConfig` (`lpuart_config_t` \*config)  
*Gets the default configuration structure.*
- status\_t `LPUART_SetBaudRate` (LPUART\_Type \*base, `uint32_t` baudRate\_Bps, `uint32_t` srcClock\_Hz)  
*Sets the LPUART instance baudrate.*

## Status

- [uint32\\_t LPUART\\_GetStatusFlags](#) (LPUART\_Type \*base)  
*Gets LPUART status flags.*
- [status\\_t LPUART\\_ClearStatusFlags](#) (LPUART\_Type \*base, [uint32\\_t](#) mask)  
*Clears status flags with a provided mask.*

## Interrupts

- [void LPUART\\_EnableInterrupts](#) (LPUART\_Type \*base, [uint32\\_t](#) mask)  
*Enables LPUART interrupts according to a provided mask.*
- [void LPUART\\_DisableInterrupts](#) (LPUART\_Type \*base, [uint32\\_t](#) mask)  
*Disables LPUART interrupts according to a provided mask.*
- [uint32\\_t LPUART\\_GetEnabledInterrupts](#) (LPUART\_Type \*base)  
*Gets enabled LPUART interrupts.*

## Bus Operations

- [uint32\\_t LPUART\\_GetInstance](#) (LPUART\_Type \*base)  
*Get the LPUART instance from peripheral base address.*
- [static void LPUART\\_EnableTx](#) (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART transmitter.*
- [static void LPUART\\_EnableRx](#) (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART receiver.*
- [static void LPUART\\_WriteByte](#) (LPUART\_Type \*base, [uint8\\_t](#) data)  
*Writes to the transmitter register.*
- [static uint8\\_t LPUART\\_ReadByte](#) (LPUART\_Type \*base)  
*Reads the receiver register.*
- [status\\_t LPUART\\_WriteBlocking](#) (LPUART\_Type \*base, const [uint8\\_t](#) \*data, [size\\_t](#) length)  
*Writes to the transmitter register using a blocking method.*
- [status\\_t LPUART\\_ReadBlocking](#) (LPUART\_Type \*base, [uint8\\_t](#) \*data, [size\\_t](#) length)  
*Reads the receiver data register using a blocking method.*

## Transactional

- [void LPUART\\_TransferCreateHandle](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [lpuart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the LPUART handle.*
- [status\\_t LPUART\\_TransferSendNonBlocking](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [lpuart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- [void LPUART\\_TransferStartRingBuffer](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [uint8\\_t](#) \*ringBuffer, [size\\_t](#) ringBufferSize)  
*Sets up the RX ring buffer.*
- [void LPUART\\_TransferStopRingBuffer](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*Aborts the background transfer and uninstalls the ring buffer.*



- `size_t LPUART_TransferGetRxRingBufferLength` (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Get the length of received data in RX ring buffer.*
- `void LPUART_TransferAbortSend` (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Aborts the interrupt-driven data transmit.*
- `status_t LPUART_TransferGetSendCount` (LPUART\_Type \*base, lpuart\_handle\_t \*handle, `uint32_t` \*count)  
*Gets the number of bytes that have been sent out to bus.*
- `status_t LPUART_TransferReceiveNonBlocking` (LPUART\_Type \*base, lpuart\_handle\_t \*handle, `lpuart_transfer_t` \*xfer, `size_t` \*receivedBytes)  
*Receives a buffer of data using the interrupt method.*
- `void LPUART_TransferAbortReceive` (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*Aborts the interrupt-driven data receiving.*
- `status_t LPUART_TransferGetReceiveCount` (LPUART\_Type \*base, lpuart\_handle\_t \*handle, `uint32_t` \*count)  
*Gets the number of bytes that have been received.*
- `void LPUART_TransferHandleIRQ` (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*LPUART IRQ handle function.*
- `void LPUART_TransferHandleErrorIRQ` (LPUART\_Type \*base, lpuart\_handle\_t \*handle)  
*LPUART Error IRQ handle function.*

### 16.10.1 Detailed Description

The MCUXpresso SDK provides a peripheral driver for the Low Power UART (LPUART) module of MCUXpresso SDK devices.

### 16.10.2 Typical use case

#### 16.10.2.1 LPUART Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/lpuart

### 16.10.3 Enumeration Type Documentation

#### 16.10.3.1 anonymous enum

anonymous enum

Error codes for the LPUART driver.

#### Enumerator

<code>kStatus_LPUART_TxBusy</code>	TX busy.
<code>kStatus_LPUART_RxBusy</code>	RX busy.
<code>kStatus_LPUART_TxIdle</code>	LPUART transmitter is idle.
<code>kStatus_LPUART_RxIdle</code>	LPUART receiver is idle.
<code>kStatus_LPUART_TxWatermarkTooLarge</code>	TX FIFO watermark too large

## Enumerator

kStatus_LPUART_RxWatermarkTooLarge	RX FIFO watermark too large
kStatus_LPUART_FlagCannotClearManually	Some flag can't manually clear.
kStatus_LPUART_Error	Error happens on LPUART.
kStatus_LPUART_RxRingBufferOverrun	LPUART RX software ring buffer overrun.
kStatus_LPUART_RxHardwareOverrun	LPUART RX receiver overrun.
kStatus_LPUART_NoiseError	LPUART noise error.
kStatus_LPUART_FramingError	LPUART framing error.
kStatus_LPUART_ParityError	LPUART parity error.
kStatus_LPUART_BaudrateNotSupport	Baudrate is not support in current clock source.
kStatus_LPUART_IdleLineDetected	IDLE flag.
kStatus_LPUART_Timeout	LPUART times out.

## 16.10.3.2 lpuart\_parity\_mode\_t

```
enum lpuart_parity_mode_t
```

LPUART parity mode.

## Enumerator

kLPUART_ParityDisabled	Parity disabled.
kLPUART_ParityEven	Parity enabled, type even, bit setting: PE PT = 10.
kLPUART_ParityOdd	Parity enabled, type odd, bit setting: PE PT = 11.

## 16.10.3.3 lpuart\_data\_bits\_t

```
enum lpuart_data_bits_t
```

LPUART data bits count.

## Enumerator

kLPUART_EightDataBits	Eight data bit.
-----------------------	-----------------

## 16.10.3.4 lpuart\_stop\_bit\_count\_t

```
enum lpuart_stop_bit_count_t
```

LPUART stop bit count.

**Enumerator**

kLPUART_OneStopBit	One stop bit.
kLPUART_TwoStopBit	Two stop bits.

**16.10.3.5 lpuart\_idle\_type\_select\_t**

```
enum lpuart_idle_type_select_t
```

LPUART idle flag type defines when the receiver starts counting.

**Enumerator**

kLPUART_IdleTypeStartBit	Start counting after a valid start bit.
kLPUART_IdleTypeStopBit	Start counting after a stop bit.

**16.10.3.6 lpuart\_idle\_config\_t**

```
enum lpuart_idle_config_t
```

LPUART idle detected configuration.

This structure defines the number of idle characters that must be received before the IDLE flag is set.

**Enumerator**

kLPUART_IdleCharacter1	the number of idle characters.
kLPUART_IdleCharacter2	the number of idle characters.
kLPUART_IdleCharacter4	the number of idle characters.
kLPUART_IdleCharacter8	the number of idle characters.
kLPUART_IdleCharacter16	the number of idle characters.
kLPUART_IdleCharacter32	the number of idle characters.
kLPUART_IdleCharacter64	the number of idle characters.
kLPUART_IdleCharacter128	the number of idle characters.

**16.10.3.7 \_lpuart\_interrupt\_enable**

```
enum _lpuart_interrupt_enable
```

LPUART interrupt configuration structure, default settings all disabled.

This structure contains the settings for all LPUART interrupt configurations.

## Enumerator

kLPUART_RxActiveEdgeInterruptEnable	Receive Active Edge.
kLPUART_TxDataRegEmptyInterruptEnable	Transmit data register empty.
kLPUART_TransmissionCompleteInterruptEnable	Transmission complete.
kLPUART_RxDataRegFullInterruptEnable	Receiver data register full.
kLPUART_IdleLineInterruptEnable	Idle line.
kLPUART_RxOverrunInterruptEnable	Receiver Overrun.
kLPUART_NoiseErrorInterruptEnable	Noise error flag.
kLPUART_FramingErrorInterruptEnable	Framing error flag.
kLPUART_ParityErrorInterruptEnable	Parity error flag.

## 16.10.3.8 \_lpuart\_flags

```
enum _lpuart_flags
```

LPUART status flags.

This provides constants for the LPUART status flags for use in the LPUART functions.

## Enumerator

kLPUART_TxDataRegEmptyFlag	Transmit data register empty flag, sets when transmit buffer is empty.
kLPUART_TransmissionCompleteFlag	Transmission complete flag, sets when transmission activity complete.
kLPUART_RxDataRegFullFlag	Receive data register full flag, sets when the receive data buffer is full.
kLPUART_IdleLineFlag	Idle line detect flag, sets when idle line detected.
kLPUART_RxOverrunFlag	Receive Overrun, sets when new data is received before data is read from receive register.
kLPUART_NoiseErrorFlag	Receive takes 3 samples of each received bit. If any of these samples differ, noise flag sets
kLPUART_FramingErrorFlag	Frame error flag, sets if logic 0 was detected where stop bit expected.
kLPUART_ParityErrorFlag	If parity enabled, sets upon parity error detection.
kLPUART_RxActiveEdgeFlag	Receive pin active edge interrupt flag, sets when active edge detected.
kLPUART_RxActiveFlag	Receiver Active Flag (RAF), sets at beginning of valid start bit.

## 16.10.4 Function Documentation

## 16.10.4.1 LPUART\_Init()

```
status_t LPUART_Init (
    LPUART_Type * base,
```

```
const lpuart_config_t * config,
uint32_t srcClock_Hz )
```

Initializes an LPUART instance with the user configuration structure and the peripheral clock.

This function configures the LPUART module with user-defined settings. Call the [LPUART\\_GetDefaultConfig\(\)](#) function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the LPUART.

```
lpuart_config_t lpuartConfig;
lpuartConfig.baudRate_Bps = 115200U;
lpuartConfig.parityMode = kLPUART_ParityDisabled;
lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
lpuartConfig.isMsb = false;
lpuartConfig.stopBitCount = kLPUART_OneStopBit;
lpuartConfig.txFifoWatermark = 0;
lpuartConfig.rxFifoWatermark = 1;
LPUART_Init(LPUART1, &lpuartConfig, 200000000U);
```

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>config</i>	Pointer to a user-defined configuration structure.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

#### Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	LPUART initialize succeed

#### 16.10.4.2 LPUART\_Deinit()

```
void LPUART_Deinit (
    LPUART_Type * base )
```

Deinitializes a LPUART instance.

This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

#### Examples

[board.c](#).

## 16.10.4.3 LPUART\_GetDefaultConfig()

```
void LPUART_GetDefaultConfig (
    lpuart_config_t * config )
```

Gets the default configuration structure.

This function initializes the LPUART configuration structure to a default value. The default values are: lpuartConfig->baudRate\_Bps = 115200U; lpuartConfig->parityMode = kLPUART\_ParityDisabled; lpuartConfig->dataBitsCount = kLPUART\_EightDataBits; lpuartConfig->isMsb = false; lpuartConfig->stopBitCount = kLPUART\_OneStopBit; lpuartConfig->txFifoWatermark = 0; lpuartConfig->rxFifoWatermark = 1; lpuartConfig->rxIdleType = kLPUART\_IdleTypeStartBit; lpuartConfig->rxIdleConfig = kLPUART\_IdleCharacter1; lpuartConfig->enableTx = false; lpuartConfig->enableRx = false;

## Parameters

<i>config</i>	Pointer to a configuration structure.
---------------	---------------------------------------

## 16.10.4.4 LPUART\_SetBaudRate()

```
status_t LPUART_SetBaudRate (
    LPUART_Type * base,
    uint32_t baudRate_Bps,
    uint32_t srcClock_Hz )
```

Sets the LPUART instance baudrate.

This function configures the LPUART module baudrate. This function is used to update the LPUART module baudrate after the LPUART module is initialized by the LPUART\_Init.

```
LPUART_SetBaudRate(LPUART1, 115200U, 200000000U);
```

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>baudRate_Bps</i>	LPUART baudrate to be set.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

## Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not supported in the current clock source.
<i>kStatus_Success</i>	Set baudrate succeeded.

## 16.10.4.5 LPUART\_GetStatusFlags()

```
uint32_t LPUART_GetStatusFlags (
    LPUART_Type * base )
```

Gets LPUART status flags.

This function gets all LPUART status flags. The flags are returned as the logical OR value of the enumerators [\\_lpuart\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_lpuart\\_flags](#). For example, to check whether the TX is empty:

```
if (kLPUART_TxDataRegEmptyFlag & LPUART_GetStatusFlags(LPUART1))
{
    ...
}
```

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

#### Returns

LPUART status flags which are ORed by the enumerators in the [\\_lpuart\\_flags](#).

#### 16.10.4.6 LPUART\_ClearStatusFlags()

```
status_t LPUART_ClearStatusFlags (
    LPUART_Type * base,
    uint32_t mask )
```

Clears status flags with a provided mask.

This function clears LPUART status flags with a provided mask. Automatically cleared flags can't be cleared by this function. Flags that can only cleared or set by hardware are: kLPUART\_TxDataRegEmptyFlag, kLPUART\_TransmissionCompleteFlag, kLPUART\_RxDataRegFullFlag, kLPUART\_RxActiveFlag, kLPUART\_NoiseErrorInRxDataRegFlag, kLPUART\_ParityErrorInRxDataRegFlag, kLPUART\_TxFifoEmptyFlag, kLPUART\_RxFifoEmptyFlag  
Note: This API should be called when the Tx/Rx is idle, otherwise it takes no effects.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	the status flags to be cleared. The user can use the enumerators in the <a href="#">_lpuart_status_flag_t</a> to do the OR operation and get the mask.

#### Returns

0 succeed, others failed.

#### Return values

<i>kStatus_LPUART_FlagCannotClearManually</i>	The flag can't be cleared by this function but it is cleared automatically by hardware.
<i>kStatus_Success</i>	Status in the mask are cleared.



#### 16.10.4.7 LPUART\_EnableInterrupts()

```
void LPUART_EnableInterrupts (
    LPUART_Type * base,
    uint32_t mask )
```

Enables LPUART interrupts according to a provided mask.

This function enables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See the [\\_lpuart\\_interrupt\\_enable](#). This examples shows how to enable TX empty interrupt and RX full interrupt:

```
LPUART_EnableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
```

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of the enumeration <a href="#">_uart_interrupt_enable</a> .

#### 16.10.4.8 LPUART\_DisableInterrupts()

```
void LPUART_DisableInterrupts (
    LPUART_Type * base,
    uint32_t mask )
```

Disables LPUART interrupts according to a provided mask.

This function disables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [\\_lpuart\\_interrupt\\_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
LPUART_DisableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
```

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of <a href="#">_lpuart_interrupt_enable</a> .

#### 16.10.4.9 LPUART\_GetEnabledInterrupts()

```
uint32_t LPUART_GetEnabledInterrupts (
    LPUART_Type * base )
```

Gets enabled LPUART interrupts.

This function gets the enabled LPUART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [\\_lpuart\\_interrupt\\_enable](#). To check a specific interrupt enable status, compare the return value with enumerators in [\\_lpuart\\_interrupt\\_enable](#). For example, to check whether the TX empty interrupt is enabled:

```
uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);
if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
{
    ...
}
```

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

#### Returns

LPUART interrupt flags which are logical OR of the enumerators in [\\_lpuart\\_interrupt\\_enable](#).

#### 16.10.4.10 LPUART\_GetInstance()

```
uint32_t LPUART_GetInstance (
    LPUART_Type * base )
```

Get the LPUART instance from peripheral base address.

#### Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

#### Returns

LPUART instance.

#### 16.10.4.11 LPUART\_EnableTx()

```
static void LPUART_EnableTx (
    LPUART_Type * base,
    bool enable ) [inline], [static]
```

Enables or disables the LPUART transmitter.

This function enables or disables the LPUART transmitter.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

#### 16.10.4.12 LPUART\_EnableRx()

```
static void LPUART_EnableRx (  
    LPUART_Type * base,  
    bool enable ) [inline], [static]
```

Enables or disables the LPUART receiver.

This function enables or disables the LPUART receiver.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

#### 16.10.4.13 LPUART\_WriteByte()

```
static void LPUART_WriteByte (  
    LPUART_Type * base,  
    uint8_t data ) [inline], [static]
```

Writes to the transmitter register.

This function writes data to the transmitter register directly. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Data write to the TX register.

#### 16.10.4.14 LPUART\_ReadByte()

```
static uint8_t LPUART_ReadByte (  
    LPUART_Type * base ) [inline], [static]
```

Reads the receiver register.

This function reads data from the receiver register directly. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

**Parameters**

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

**Returns**

Data read from data register.

**16.10.4.15 LPUART\_WriteBlocking()**

```
status_t LPUART_WriteBlocking (
    LPUART_Type * base,
    const uint8_t * data,
    size_t length )
```

Writes to the transmitter register using a blocking method.

This function polls the transmitter register, first waits for the register to be empty or TX FIFO to have room, and writes data to the transmitter buffer, then waits for the data to be sent out to the bus.

**Parameters**

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

**Return values**

<i>kStatus_LPUART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully wrote all data.

**16.10.4.16 LPUART\_ReadBlocking()**

```
status_t LPUART_ReadBlocking (
    LPUART_Type * base,
    uint8_t * data,
    size_t length )
```

Reads the receiver data register using a blocking method.

This function polls the receiver register, waits for the receiver register full or receiver FIFO has data, and reads data from the TX register.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

## Return values

<i>kStatus_LPUART_RxHardwareOverrun</i>	Receiver overrun happened while receiving data.
<i>kStatus_LPUART_NoiseError</i>	Noise error happened while receiving data.
<i>kStatus_LPUART_FramingError</i>	Framing error happened while receiving data.
<i>kStatus_LPUART_ParityError</i>	Parity error happened while receiving data.
<i>kStatus_LPUART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

## 16.10.4.17 LPUART\_TransferCreateHandle()

```
void LPUART_TransferCreateHandle (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    lpuart_transfer_callback_t callback,
    void * userData )
```

Initializes the LPUART handle.

This function initializes the LPUART handle, which can be used for other LPUART transactional APIs. Usually, for a specified LPUART instance, call this API once to get the initialized handle.

The LPUART driver supports the "background" receiving, which means that user can set up an RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn't call the [LPUART\\_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly. The ring buffer is disabled if passing NULL as `ringBuffer`.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

## 16.10.4.18 LPUART\_TransferSendNonBlocking()

```
status_t LPUART_TransferSendNonBlocking (
    LPUART_Type * base,
```

```
lpuart_handle_t * handle,
lpuart_transfer_t * xfer )
```

Transmits a buffer of data using the interrupt method.

This function send data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data written to the transmitter register. When all data is written to the TX register in the ISR, the LPUART driver calls the callback function and passes the `kStatus_LPUART_TxIdle` as status parameter.

#### Note

The `kStatus_LPUART_TxIdle` is passed to the upper layer when all data are written to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the TX, check the `kLPUART_TransmissionCompleteFlag` to ensure that the transmit is finished.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <a href="#">lpuart_transfer_t</a> .

#### Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_LPUART_TxBusy</i>	Previous transmission still not finished, data not all written to the TX register.
<i>kStatus_InvalidArgument</i>	Invalid argument.

#### 16.10.4.19 LPUART\_TransferStartRingBuffer()

```
void LPUART_TransferStartRingBuffer (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint8_t * ringBuffer,
    size_t ringBufferSize )
```

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't call the `UART_TransferReceiveNonBlocking()` API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

#### Note

When using RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>ringBuffer</i>	Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

## 16.10.4.20 LPUART\_TransferStopRingBuffer()

```
void LPUART_TransferStopRingBuffer (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

## 16.10.4.21 LPUART\_TransferGetRxRingBufferLength()

```
size_t LPUART_TransferGetRxRingBufferLength (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Get the length of received data in RX ring buffer.

## Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

## Returns

Length of received data in RX ring buffer.

#### 16.10.4.22 LPUART\_TransferAbortSend()

```
void LPUART_TransferAbortSend (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Aborts the interrupt-driven data transmit.

This function aborts the interrupt driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

#### 16.10.4.23 LPUART\_TransferGetSendCount()

```
status_t LPUART_TransferGetSendCount (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint32_t * count )
```

Gets the number of bytes that have been sent out to bus.

This function gets the number of bytes that have been sent out to bus by an interrupt method.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

##### Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

#### 16.10.4.24 LPUART\_TransferReceiveNonBlocking()

```
status_t LPUART_TransferReceiveNonBlocking (
    LPUART_Type * base,
```



```

lpuart_handle_t * handle,
lpuart_transfer_t * xfer,
size_t * receivedBytes )

```

Receives a buffer of data using the interrupt method.

This function receives data using an interrupt method. This is a non-blocking function which returns without waiting to ensure that all data are received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough for read, the receive request is saved by the LPUART driver. When the new data arrives, the receive request is serviced first. When all data is received, the LPUART driver notifies the upper layer through a callback function and passes a status parameter `kStatus_UART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer. The 5 bytes are copied to `xfer->data`, which returns with the parameter `receivedBytes` set to 5. For the remaining 5 bytes, the newly arrived data is saved from `xfer->data[5]`. When 5 bytes are received, the LPUART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to `xfer->data`. When all data is received, the upper layer is notified.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <code>uart_transfer_t</code> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

#### Return values

<i>kStatus_Success</i>	Successfully queue the transfer into the transmit queue.
<i>kStatus_LPUART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

#### 16.10.4.25 LPUART\_TransferAbortReceive()

```

void LPUART_TransferAbortReceive (
    LPUART_Type * base,
    lpuart_handle_t * handle )

```

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the `remainBytes` to find out how many bytes not received yet.

#### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

#### 16.10.4.26 LPUART\_TransferGetReceiveCount()

```
status_t LPUART_TransferGetReceiveCount (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint32_t * count )
```

Gets the number of bytes that have been received.

This function gets the number of bytes that have been received.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

##### Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter count;

#### 16.10.4.27 LPUART\_TransferHandleIRQ()

```
void LPUART_TransferHandleIRQ (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

LPUART IRQ handle function.

This function handles the LPUART transmit and receive IRQ request.

##### Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

#### 16.10.4.28 LPUART\_TransferHandleErrorIRQ()

```
void LPUART_TransferHandleErrorIRQ (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

LPUART Error IRQ handle function.

This function handles the LPUART error IRQ request.

**Parameters**

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

## 16.11 LPUART DMA Driver

## 16.12 LPUART eDMA Driver

## 16.13 LPUART FreeRTOS Driver

## 16.14 PMIC: Power Management IC Driver

Module for the PMIC driver.

### Files

- file [fsl\\_pmic.h](#)

### Data Structures

- struct [pmic\\_version\\_t](#)  
*Structure for ID and Revision of PMIC.*

### Macros

- `#define PMIC_SET_VOLTAGE` [dynamic\\_pmic\\_set\\_voltage](#)
- `#define PMIC_GET_VOLTAGE` [dynamic\\_pmic\\_get\\_voltage](#)
- `#define PMIC_SET_MODE` [dynamic\\_pmic\\_set\\_mode](#)
- `#define PMIC_GET_MODE` [dynamic\\_pmic\\_get\\_mode](#)
- `#define PMIC_IRQ_SERVICE` [dynamic\\_pmic\\_irq\\_service](#)
- `#define PMIC_REGISTER_ACCESS` [dynamic\\_pmic\\_register\\_access](#)
- `#define GET_PMIC_VERSION` [dynamic\\_get\\_pmic\\_version](#)
- `#define GET_PMIC_TEMP` [dynamic\\_get\\_pmic\\_temp](#)
- `#define SET_PMIC_TEMP_ALARM` [dynamic\\_set\\_pmic\\_temp\\_alarm](#)
- `#define i2c_error_flags`

### Typedefs

- typedef [uint8\\_t pmic\\_id\\_t](#)  
*This type is used to declare which PMIC to address.*

### Functions

- [sc\\_err\\_t dynamic\\_pmic\\_set\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) vol\_mv, [uint32\\_t](#) mode\_to\_set)  
*This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.*
- [sc\\_err\\_t dynamic\\_pmic\\_get\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*vol\_mv, [uint32\\_t](#) mode\_to\_get)  
*This function gets the voltage on a corresponding voltage regulator of the PMIC.*
- [sc\\_err\\_t dynamic\\_pmic\\_set\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) mode)  
*This function sets the mode of the specified regulator.*
- [sc\\_err\\_t dynamic\\_pmic\\_get\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*mode)  
*This function gets the mode of the specified regulator.*
- [sc\\_bool\\_t dynamic\\_pmic\\_irq\\_service](#) ([pmic\\_id\\_t](#) id)  
*This function services the interrupt for the temp alarm.*
- [sc\\_err\\_t dynamic\\_pmic\\_register\\_access](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) address, [sc\\_bool\\_t](#) read\_write, [uint8\\_t](#) \*value)  
*This function allows access to individual registers of the PMIC.*

- [pmic\\_version\\_t dynamic\\_get\\_pmic\\_version](#) ([pmic\\_id\\_t](#) id)  
*This function returns the device ID and revision for the PMIC.*
- [uint32\\_t dynamic\\_get\\_pmic\\_temp](#) ([pmic\\_id\\_t](#) id)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t dynamic\\_set\\_pmic\\_temp\\_alarm](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) temp)  
*This function sets the temp alarm for the PMIC in Celsius.*
- [status\\_t i2c\\_write\\_sub](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function is a simple write to an i2c register on the PMIC.*
- [status\\_t i2c\\_write](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function writes an i2c register on the PMIC device with clock management.*
- [status\\_t i2c\\_read\\_sub](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function is a simple read of an i2c register on the PMIC.*
- [status\\_t i2c\\_read](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function reads an i2c register on the PMIC device with clock management.*
- [status\\_t i2c\\_j1850\\_write](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function writes an i2c register on the PMIC device with j1850 CRC appended and clock management.*
- [status\\_t i2c\\_j1850\\_read](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) reg, void \*data, [uint32\\_t](#) dataLength)  
*This function reads an i2c register on the PMIC device with j1850 CRC and clock management.*
- [uint8\\_t pmic\\_get\\_device\\_id](#) ([uint8\\_t](#) address)  
*This function reads the register at address 0x0 for the Device ID.*

## Variables

- [uint8\\_t PMIC\\_TYPE](#)  
*Global PMIC type identifier.*

## Defines for supported PMIC devices

- `#define PMIC_NONE 0U`
- `#define PF100 1U`
- `#define PF8100 2U`
- `#define PF8200 3U`

## Defines for PMIC configuration

- `#define PF100_DEV_ID 0x10U`
- `#define PF8100_DEV_ID 0x40U`
- `#define PF8200_DEV_ID 0x48U`
- `#define PF8X00_FAM_ID 0x40U`
- `#define PF7X00_FAM_ID 0x80U`
- `#define PF8100_A0_REV 0x10U`
- `#define FAM_ID_MASK 0xF0U`



### 16.14.1 Detailed Description

Module for the PMIC driver.

It is an SDK driver for the PMIC module of i.MX devices. PMIC users should not call the PMIC driver functions directly. Instead, use the PMIC access macros. This allows for quick PMIC change and dynamic PMIC binding.

### 16.14.2 Macro Definition Documentation

#### 16.14.2.1 i2c\_error\_flags

```
#define i2c_error_flags
```

**Value:**

```
(U32 (kLPI2C_MasterArbitrationLostFlag) | \
      U32 (kLPI2C_MasterFifoErrFlag) | \
      U32 (kLPI2C_MasterPinLowTimeoutFlag) | \
      U32 (kLPI2C_MasterDataMatchFlag) | \
      U32 (kLPI2C_MasterBusyFlag) | \
      U32 (kLPI2C_MasterBusBusyFlag))
```

### 16.14.3 Function Documentation

#### 16.14.3.1 dynamic\_pmic\_set\_voltage()

```
sc_err_t dynamic_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )
```

This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.

#### Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator e.g <a href="#">pf8100_vregs_t</a>
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Which mode to change setpoint for. Refer to each PMIC for valid modes

#### Returns

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters

- SC\_ERR\_FAIL if writing the register failed

#### 16.14.3.2 dynamic\_pmic\_get\_voltage()

```
sc_err_t dynamic_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )
```

This function gets the voltage on a corresponding voltage regulator of the PMIC.

##### Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator e.g <a href="#">pf8100_vregs_t</a>
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode for which to get the voltage. Refer to each PMIC for valid modes.

##### Returns

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters

#### 16.14.3.3 dynamic\_pmic\_set\_mode()

```
sc_err_t dynamic_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )
```

This function sets the mode of the specified regulator.

##### Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; e.g <a href="#">pf8100_vregs_t</a>
in	<i>mode</i>	mode to set the regulator; Refer to each PMIC for valid modes.

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

**Return errors:**

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

**16.14.3.4 dynamic\_pmic\_get\_mode()**

```
sc_err_t dynamic_pmic_get_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * mode )
```

This function gets the mode of the specified regulator.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; e.g <a href="#">pf8100_vregs_t</a>
in	<i>mode</i>	pointer to return mode in raw hex form

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

**Return errors:**

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

**16.14.3.5 dynamic\_pmic\_irq\_service()**

```
sc_bool_t dynamic_pmic_irq_service (
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

**Returns**

Returns SC\_TRUE if there was a temperature interrupt to be cleared

**16.14.3.6 dynamic\_pmic\_register\_access()**

```
sc_err_t dynamic_pmic_register_access (
    pmic_id_t id,
    uint32_t address,
    sc_bool_t read_write,
    uint8_t * value )
```

This function allows access to individual registers of the PMIC.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>address</i>	register address to access
in	<i>read_write</i>	bool indicating read(SC_FALSE/0) or write(SC_TRUE/1)
in, out	<i>value</i>	value to read or to set

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters

**16.14.3.7 dynamic\_get\_pmic\_version()**

```
pmic_version_t dynamic_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PMIC.

**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
-----------	-----------	----------------------------

**Returns**

Returns a structure with the device ID and revision.

**16.14.3.8 dynamic\_get\_pmic\_temp()**

```
uint32_t dynamic_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.

**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
-----------	-----------	----------------------------

**Returns**

returns the temp sensed by the PMIC in a UINT32 in Celsius

Note: Refer to Refer to each PMIC for temperature details

Return errors:

- SC\_ERR\_CONFIG if temperature monitor is not enabled

**16.14.3.9 dynamic\_set\_pmic\_temp\_alarm()**

```
uint32_t dynamic_set_pmic_temp_alarm (
    pmic_id_t id,
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
<i>in</i>	<i>temp</i>	Temperature to set the alarm

Note: Refer to Refer to each PMIC for temperature details

#### Returns

Returns the temperature that the alarm is set to in Celsius

#### 16.14.3.10 i2c\_write\_sub()

```
status_t i2c_write_sub (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function is a simple write to an i2c register on the PMIC.

#### Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
in	<i>data</i>	data to be written
in	<i>dataLength</i>	length of data to be written

#### Returns

Returns the status of the write (success = kStatus\_Success)

#### Return errors

- kStatus\_Fail if any of the transactions failed

Note there is no clock management in this function

#### 16.14.3.11 i2c\_write()

```
status_t i2c_write (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function writes an i2c register on the PMIC device with clock management.

**Parameters**

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
in	<i>data</i>	data to be written
in	<i>dataLength</i>	length of data to be written

**Returns**

Returns the status of the write (success = kStatus\_Success)

**Return errors**

- kStatus\_Fail if any of the transactions failed

**16.14.3.12 i2c\_read\_sub()**

```
status_t i2c_read_sub (  
    uint8_t device_addr,  
    uint8_t reg,  
    void * data,  
    uint32_t dataLength )
```

This function is a simple read of an i2c register on the PMIC.

**Parameters**

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
out	<i>data</i>	data to be read
in	<i>dataLength</i>	length of data to be read

**Returns**

Returns the status of the read (success = kStatus\_Success)

**Return errors**

- kStatus\_Fail if any of the transactions failed

#### 16.14.3.13 i2c\_read()

```
status_t i2c_read (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function reads an i2c register on the PMIC device with clock management.

##### Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
out	<i>data</i>	data to be read
in	<i>dataLength</i>	length of data to be read

##### Returns

Returns the status of the read (success = kStatus\_Success)

##### Return errors

- kStatus\_Fail if any of the transactions failed

#### 16.14.3.14 i2c\_j1850\_write()

```
status_t i2c_j1850_write (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function writes an i2c register on the PMIC device with j1850 CRC appended and clock management.

##### Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
in	<i>data</i>	data to be written
in	<i>dataLength</i>	length of data to be written



**Returns**

Returns the status of the write (success = kStatus\_Success)

**Return errors**

- kStatus\_Fail if any of the transactions failed

**16.14.3.15 i2c\_j1850\_read()**

```
status_t i2c_j1850_read (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function reads an i2c register on the PMIC device with j1850 CRC and clock management.

**Parameters**

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
out	<i>data</i>	data to be read
in	<i>dataLength</i>	length of data to be read

**Returns**

Returns the status of the read (success = kStatus\_Success)

**Return errors**

- kStatus\_Fail if any of the transactions failed

**16.14.3.16 pmic\_get\_device\_id()**

```
uint8_t pmic_get_device_id (
    uint8_t address )
```

This function reads the register at address 0x0 for the Device ID.

**Parameters**

<i>in</i>	<i>address</i>	I2C address of device
-----------	----------------	-----------------------

**Returns**

Returns the device ID

**Return Errors**

- 0 if any error in the function

## 16.15 PF100: PF100 Power Management IC Driver

Module for the PF100 PMIC driver.

### Files

- file [fsl\\_pf100.h](#)

### Typedefs

- typedef [uint8\\_t pf100\\_vol\\_regs\\_t](#)  
*This type is used to indicate which register to address.*
- typedef [uint8\\_t sw\\_pmic\\_mode\\_t](#)  
*This type is used to indicate a switching regulator mode.*
- typedef [uint8\\_t vgen\\_pmic\\_mode\\_t](#)  
*This type is used to indicate a VGEN (LDO) regulator mode.*
- typedef [uint8\\_t sw\\_vmode\\_reg\\_t](#)  
*This type encodes which voltage mode register to set when calling [pf100\\_pmic\\_set\\_voltage\(\)](#).*

### Functions

- [pmic\\_version\\_t pf100\\_get\\_pmic\\_version \(pmic\\_id\\_t id\)](#)  
*This function returns the device ID and revision for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_set\\_voltage \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t vol\\_mv, uint32\\_t mode\\_to\\_set\)](#)  
*This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_get\\_voltage \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t \\*vol\\_mv, uint32\\_t mode\\_to\\_get\)](#)  
*This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_set\\_mode \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t mode\)](#)  
*This function sets the mode of the specified regulator.*
- [uint32\\_t pf100\\_get\\_pmic\\_temp \(pmic\\_id\\_t id\)](#)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t pf100\\_set\\_pmic\\_temp\\_alarm \(pmic\\_id\\_t id, uint32\\_t temp\)](#)  
*This function sets the temp alarm for the PMIC in Celsius.*
- [sc\\_err\\_t pf100\\_pmic\\_register\\_access \(pmic\\_id\\_t id, uint32\\_t address, sc\\_bool\\_t read\\_write, uint8\\_t \\*value\)](#)
- [sc\\_bool\\_t pf100\\_pmic\\_irq\\_service \(pmic\\_id\\_t id\)](#)  
*This function services the interrupt for the temp alarm.*

### Defines for pf100\_vol\_regs\_t

- #define **SW1AB** 0x20U  
*Base register for SW1AB control.*
- #define **SW1C** 0x2EU  
*Base register for SW1C control.*
- #define **SW2** 0x35U  
*Base register for SW2 control.*
- #define **SW3A** 0x3cU  
*Base register for SW3A control.*
- #define **SW3B** 0x43U  
*Base register for SW3B control.*
- #define **SW4** 0x4AU  
*Base register for SW4 control.*
- #define **VGEN1** 0x6CU  
*Base register for VGEN1 control.*
- #define **VGEN2** 0x6DU  
*Base register for VGEN2 control.*
- #define **VGEN3** 0x6EU  
*Base register for VGEN3 control.*
- #define **VGEN4** 0x6FU  
*Base register for VGEN4 control.*
- #define **VGEN5** 0x70U  
*Base register for VGEN5 control.*
- #define **VGEN6** 0x71U  
*Base register for VGEN6 control.*

### Defines for sw\_pmic\_mode\_t

- #define **SW\_MODE\_OFF\_STBY\_OFF** 0x0U  
*Normal Mode: OFF, Standby Mode: OFF*
- #define **SW\_MODE\_PWM\_STBY\_OFF** 0x1U  
*Normal Mode: PWM, Standby Mode: OFF*
- #define **SW\_MODE\_PFM\_STBY\_OFF** 0x3U  
*Normal Mode: PFM, Standby Mode: OFF*
- #define **SW\_MODE\_APS\_STBY\_OFF** 0x4U  
*Normal Mode: APS, Standby Mode: OFF*
- #define **SW\_MODE\_PWM\_STBY\_PWM** 0x5U  
*Normal Mode: PWM, Standby Mode: PWM*
- #define **SW\_MODE\_PWM\_STBY\_APS** 0x6U  
*Normal Mode: PWM, Standby Mode: APS*
- #define **SW\_MODE\_APS\_STBY\_APS** 0x8U

*Normal Mode: APS, Standby Mode: APS*

- #define `SW_MODE_APS_STBY_PFM` 0xCU

*Normal Mode: APS, Standby Mode: PFM*

- #define `SW_MODE_PWM_STBY_PFM` 0xDU

*Normal Mode: PWM, Standby Mode: PFM*

### Defines for `vgen_pmic_mode_t`

- #define `VGEN_MODE_OFF` (0x0U << 4U)  
*VGEN always OFF.*
- #define `VGEN_MODE_ON` (0x1U << 4U)  
*VGEN always ON*
- #define `VGEN_MODE_STBY_OFF` (0x3U << 4U)  
*VGEN Run: ON STBY: OFF.*
- #define `VGEN_MODE_LP` (0x5U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*
- #define `VGEN_MODE_LP2` (0x7U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*

### Defines for `sw_vmode_reg_t`

- #define `SW_RUN_MODE` 0U  
*SW run mode voltage*
- #define `SW_STBY_MODE` 1U  
*SW standby mode voltage.*
- #define `SW_OFF_MODE` 2U  
*SW off/sleep mode voltage.*

## 16.15.1 Detailed Description

Module for the PF100 PMIC driver.

This is an SDK driver for the NXP PF100 PMIC. For more information, see the PF100 Datasheet.

## 16.15.2 Typedef Documentation

### 16.15.2.1 `pf100_vol_regs_t`

```
typedef uint8_t pf100_vol_regs_t
```

This type is used to indicate which register to address.

Refer to the PF100 Datasheet for the description of register.

#### 16.15.2.2 `sw_pmic_mode_t`

```
typedef uint8_t sw_pmic_mode_t
```

This type is used to indicate a switching regulator mode.

Refer to the PF100 Datasheet for the description of each mode.

#### 16.15.2.3 `vgen_pmic_mode_t`

```
typedef uint8_t vgen_pmic_mode_t
```

This type is used to indicate a VGEN (LDO) regulator mode.

Refer to the LDO control register description in the PF100 Datasheet for possible mode combinations.

#### 16.15.2.4 `sw_vmode_reg_t`

```
typedef uint8_t sw_vmode_reg_t
```

This type encodes which voltage mode register to set when calling [pf100\\_pmic\\_set\\_voltage\(\)](#).

Possible modes are Run, Standby and Off/Sleep.

### 16.15.3 Function Documentation

#### 16.15.3.1 `pf100_get_pmic_version()`

```
pmic_version_t pf100_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PF100 PMIC.

##### Parameters

<code>in</code>	<code>id</code>	I2C address of PMIC device
-----------------	-----------------	----------------------------

##### Returns

Returns a structure with the device ID and revision.

## 16.15.3.2 pf100\_pmic\_set\_voltage()

```

sc_err_t pf100_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )

```

This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.

## Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf100_vol_regs_t</a>
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Mode to set the voltage for run, standby and off; only applicable to switching regulators, ignored otherwise; see <a href="#">sw_vmode_reg_t</a>

## Returns

Returns an error code (SC\_ERR\_NONE = success)

## Return errors:

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

## 16.15.3.3 pf100\_pmic\_get\_voltage()

```

sc_err_t pf100_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )

```

This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.

## Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf8100_vregs_t</a>
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode to get the voltage for run, standby and off; only applicable to switching regulators, ignored otherwise; see <a href="#">sw_vmode_reg_t</a>

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters

**16.15.3.4 pf100\_pmic\_set\_mode()**

```
sc_err_t pf100_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )
```

This function sets the mode of the specified regulator.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf100_vol_regs_t</a>
in	<i>mode</i>	mode to set the regulator; see <a href="#">vgen_pmic_mode_t</a> and <a href="#">sw_pmic_mode_t</a>

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

**16.15.3.5 pf100\_get\_pmic\_temp()**

```
uint32_t pf100_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.



**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
-----------	-----------	----------------------------

**Returns**

returns the temp sensed by the PMIC in a UINT32 in Celsius

Return errors:

- SC\_ERR\_CONFIG if temperature monitor is not enabled

Note PMIC PF100 temp is returned as the highest temp sensor enabled.

**16.15.3.6 pf100\_set\_pmic\_temp\_alarm()**

```
uint32_t pf100_set_pmic_temp_alarm (  
    pmic_id_t id,  
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
<i>in</i>	<i>temp</i>	Temperature to set the alarm

Note the granularity for PF100 PMIC only allows the following values: 110 120 125 130 135

**Returns**

Returns the temperature that the alarm is set to in Celsius

**16.15.3.7 pf100\_pmic\_irq\_service()**

```
sc_bool_t pf100_pmic_irq_service (  
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

**Parameters**

<i>in</i>	<i>id</i>	I2C address of PMIC device
-----------	-----------	----------------------------

**Returns**

Returns SC\_TRUE if there was a temperature interrupt to be cleared

## 16.16 PF8100: PF8100 Power Management IC Driver

Module for the PF8100 PMIC driver.

### Files

- file [fsl\\_pf8100.h](#)

### Macros

- `#define I2C_WRITE i2c_write`
- `#define I2C_READ i2c_read`

### Typedefs

- typedef [uint8\\_t pf8100\\_vregs\\_t](#)  
*This type is used to indicate which register to address.*
- typedef [uint8\\_t sw\\_mode\\_t](#)  
*This type is used to indicate a switching regulator mode.*
- typedef [uint8\\_t ldo\\_mode\\_t](#)  
*This type is used to indicate an LDO regulator mode.*
- typedef [uint8\\_t vmode\\_reg\\_t](#)  
*This type is used to indicate a Switching regulator voltage setpoint.*

### Functions

- [pmic\\_version\\_t pf8100\\_get\\_pmic\\_version \(pmic\\_id\\_t id\)](#)  
*This function returns the device ID and revision for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_set\\_voltage \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t vol\\_mv, uint32\\_t mode\\_to\\_set\)](#)  
*This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_get\\_voltage \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t \\*vol\\_mv, uint32\\_t mode\\_to\\_get\)](#)  
*This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_set\\_mode \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t mode\)](#)  
*This function sets the mode of the specified regulator.*
- [sc\\_err\\_t pf8100\\_pmic\\_get\\_mode \(pmic\\_id\\_t id, uint32\\_t pmic\\_reg, uint32\\_t \\*mode\)](#)  
*This function gets the mode of the specified regulator.*
- [uint32\\_t pf8100\\_get\\_pmic\\_temp \(pmic\\_id\\_t id\)](#)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t pf8100\\_set\\_pmic\\_temp\\_alarm \(pmic\\_id\\_t id, uint32\\_t temp\)](#)  
*This function sets the temp alarm for the PMIC in Celsius.*
- [sc\\_err\\_t pf8100\\_pmic\\_register\\_access \(pmic\\_id\\_t id, uint32\\_t address, sc\\_bool\\_t read\\_write, uint8\\_t \\*value\)](#)
- [sc\\_bool\\_t pf8100\\_pmic\\_irq\\_service \(pmic\\_id\\_t id\)](#)  
*This function services the interrupt for the temp alarm.*
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_enable \(pmic\\_id\\_t id, sc\\_bool\\_t wd\\_en, sc\\_bool\\_t stby\\_en, sc\\_bool\\_t wdi\\_stby←\\_active\)](#)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_disable \(pmic\\_id\\_t id, sc\\_bool\\_t wd\\_dis, sc\\_bool\\_t stby\\_en, sc\\_bool\\_t wdi\\_stby←\\_active\)](#)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_set\\_timeout \(pmic\\_id\\_t id, uint32\\_t \\*timeout\)](#)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_service \(pmic\\_id\\_t id\)](#)

## Defines for pf8100\_vregs\_t

- #define [PF8100\\_CTRL1](#) 0x37U  
*CTRL1 register of PF8100/PF8200.*
- #define [PF8100\\_SW1](#) 0x4DU  
*Base register for SW1 regulator control.*
- #define [PF8100\\_SW2](#) 0x55U  
*Base register for SW2 regulator control.*
- #define [PF8100\\_SW3](#) 0x5DU  
*Base register for SW3 regulator control.*
- #define [PF8100\\_SW4](#) 0x65U  
*Base register for SW4 regulator control.*
- #define [PF8100\\_SW5](#) 0x6DU  
*Base register for SW5 regulator control.*
- #define [PF8100\\_SW6](#) 0x75U  
*Base register for SW6 regulator control.*
- #define [PF8100\\_SW7](#) 0x7DU  
*Base register for SW7 regulator control.*
- #define [PF8100\\_LDO1](#) 0x85U  
*Base register for LDO1 regulator control.*
- #define [PF8100\\_LDO2](#) 0x8BU  
*Base register for LDO2 regulator control.*
- #define [PF8100\\_LDO3](#) 0x91U  
*Base register for LDO3 regulator control.*
- #define [PF8100\\_LDO4](#) 0x97U  
*Base register for LDO4 regulator control.*

## Defines for sw\_mode\_t

- #define [SW\\_RUN\\_OFF](#) 0x0U  
*Run mode: OFF.*
- #define [SW\\_RUN\\_PWM](#) 0x1U  
*Run mode: PWM.*
- #define [SW\\_RUN\\_PFM](#) 0x2U  
*Run mode: PFM.*
- #define [SW\\_RUN\\_ASM](#) 0x3U  
*Run mode: ASM.*
- #define [SW\\_STBY\\_OFF](#) (0x0U << 2U)  
*Standby mode: OFF.*
- #define [SW\\_STBY\\_PWM](#) (0x1U << 2U)  
*Standby mode: PWM.*
- #define [SW\\_STBY\\_PFM](#) (0x2U << 2U)  
*Standby mode: PFM.*
- #define [SW\\_STBY\\_ASM](#) (0x3U << 2U)  
*Standby mode: ASM.*

**Defines for ldo\_mode\_t**

- #define `RUN_OFF_STBY_OFF` 0x0U  
*Run mode: OFF, Standby mode: OFF.*
- #define `RUN_OFF_STBY_EN` 0x1U  
*Run mode: OFF, Standby mode: ON*
- #define `RUN_EN_STBY_OFF` 0x2U  
*Run mode: ON, Standby mode: OFF.*
- #define `RUN_EN_STBY_EN` 0x3U  
*Run mode: ON, Standby mode: ON*
- #define `VSELECT_EN` 0x8U  
*Enable VSELECT input pin for LDO 2 only.*

**Defines for vmode\_reg\_t**

- #define `REG_STBY_MODE` 0U
- #define `REG_RUN_MODE` 1U

**16.16.1 Detailed Description**

Module for the PF8100 PMIC driver.

This is an SDK driver for the NXP PF8100 PMIC. For more information, see the PF8100 Datasheet.

If CRC operations are needed PMIC\_CRC must be defined globally (usually in [board.h](#))

**16.16.2 Typedef Documentation****16.16.2.1 pf8100\_vregs\_t**

```
typedef uint8_t pf8100_vregs_t
```

This type is used to indicate which register to address.

Refer to the PF8100 Datasheet for the description of register.

**16.16.2.2 sw\_mode\_t**

```
typedef uint8_t sw_mode_t
```

This type is used to indicate a switching regulator mode.

Refer to the PF8100 Datasheet for the description of each mode.

These modes are used in combination to designate a run and standby mode i.e. (SW\_RUN\_PWM | SW\_STBY\_OFF).

#### 16.16.2.3 ldo\_mode\_t

```
typedef uint8_t ldo_mode_t
```

This type is used to indicate an LDO regulator mode.

Refer to the PF8100 Datasheet for the description of each mode.

#### 16.16.2.4 vmode\_reg\_t

```
typedef uint8_t vmode_reg_t
```

This type is used to indicate a Switching regulator voltage setpoint.

Refer to the PF8100 Datasheet for the description of each mode.

### 16.16.3 Function Documentation

#### 16.16.3.1 pf8100\_get\_pmic\_version()

```
pmic_version_t pf8100_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PF8100 PMIC.

##### Parameters

in	id	I2C address of PMIC device
----	----	----------------------------

##### Returns

Returns a structure with the device ID and revision.

#### 16.16.3.2 pf8100\_pmic\_set\_voltage()

```
sc_err_t pf8100_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )
```

This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf8100_vregs_t</a>
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Mode to set the voltage for run (RUN or STANDBY)

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

Note *mode\_to\_set* is SC\_TRUE for RUN and SC\_FALSE for STANDBY.

Return errors:

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

**16.16.3.3 pf8100\_pmic\_get\_voltage()**

```
sc_err_t pf8100_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )
```

This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf8100_vregs_t</a>
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode to get the voltage for (RUN or STANDBY)

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

Note *mode\_to\_get* is SC\_TRUE for RUN and SC\_FALSE for STANDBY.

Return errors:

- SC\_ERR\_PARM if invalid parameters

#### 16.16.3.4 pf8100\_pmic\_set\_mode()

```
sc_err_t pf8100_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )
```

This function sets the mode of the specified regulator.

##### Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf8100_vregs_t</a>
in	<i>mode</i>	mode to set the regulator; see <a href="#">sw_mode_t</a> and <a href="#">ldo_mode_t</a>

Note SW modes are used in combination to designate a run and standby mode i.e. (SW\_RUN\_PWM | SW\_STBY\_OFF).

##### Returns

Returns an error code (SC\_ERR\_NONE = success)

Return errors:

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

#### 16.16.3.5 pf8100\_pmic\_get\_mode()

```
sc_err_t pf8100_pmic_get_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * mode )
```

This function gets the mode of the specified regulator.

##### Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see <a href="#">pf8100_vregs_t</a>
out	<i>mode</i>	pointer to return mode in raw hex form

Note SW modes are used in combination to designate a run and standby mode i.e. (SW\_RUN\_PWM | SW\_STBY\_OFF).



**Returns**

Returns an error code (SC\_ERR\_NONE = success)

**Return errors:**

- SC\_ERR\_PARM if invalid parameters
- SC\_ERR\_FAIL if writing the register failed

**16.16.3.6 pf8100\_get\_pmic\_temp()**

```
uint32_t pf8100_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

**Returns**

returns the temp sensed by the PMIC in a UINT32 in Celsius

**Return errors:**

- SC\_ERR\_CONFIG if temperature monitor is not enabled

Note PMIC PF100 temp is returned as the highest temp sensor enabled.

**16.16.3.7 pf8100\_set\_pmic\_temp\_alarm()**

```
uint32_t pf8100_set_pmic_temp_alarm (
    pmic_id_t id,
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

**Parameters**

in	<i>id</i>	I2C address of PMIC device
in	<i>temp</i>	Temperature to set the alarm

Note the granularity for PF100 PMIC only allows the following values: 80 95 110 125 140 155

#### Returns

Returns the temperature that the alarm is set to in Celsius

#### 16.16.3.8 pf8100\_pmic\_irq\_service()

```
sc_bool_t pf8100_pmic_irq_service (  
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

#### Parameters

in	id	I2C address of PMIC device
----	----	----------------------------

#### Returns

Returns SC\_TRUE if the temperature interrupt was cleared

## 16.17 RGPIO: Rapid General-Purpose Input/Output Driver

### Modules

- [RGPIO Driver](#)
- [FGPIO Driver](#)

### Files

- file [fsl\\_rgpio.h](#)

### Data Structures

- struct [rgpio\\_pin\\_config\\_t](#)  
*The RGPIO pin configuration structure.*

### Enumerations

- enum [rgpio\\_pin\\_direction\\_t](#) { [kRGPIO\\_DigitalInput](#) = 0U, [kRGPIO\\_DigitalOutput](#) = 1U }  
*RGPIO direction definition.*

### Driver version

- `#define FSL\_RGPIO\_DRIVER\_VERSION (MAKE_VERSION(2, 0, 2))`  
*RGPIO driver version 2.0.2.*

#### 16.17.1 Detailed Description

#### 16.17.2 Enumeration Type Documentation

##### 16.17.2.1 [rgpio\\_pin\\_direction\\_t](#)

enum [rgpio\\_pin\\_direction\\_t](#)

RGPIO direction definition.

##### Enumerator

<a href="#">kRGPIO_DigitalInput</a>	Set current pin as digital input.
<a href="#">kRGPIO_DigitalOutput</a>	Set current pin as digital output.

## 16.18 RGPIO Driver

### RGPIO Configuration

- void [RGPIO\\_PinInit](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin, const [rgpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a RGPIO pin used by the board.*
- [uint32\\_t](#) [RGPIO\\_GetInstance](#) (RGPIO\_Type \*base)  
*Gets the RGPIO instance according to the RGPIO base.*

### RGPIO Output Operations

- static void [RGPIO\\_PinWrite](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple RGPIO pins to the logic 1 or 0.*
- static void [RGPIO\\_WritePinOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple RGPIO pins to the logic 1 or 0.*
- static void [RGPIO\\_PortSet](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 1.*
- static void [RGPIO\\_SetPinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 1.*
- static void [RGPIO\\_PortClear](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 0.*
- static void [RGPIO\\_ClearPinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 0.*
- static void [RGPIO\\_PortToggle](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple RGPIO pins.*
- static void [RGPIO\\_TogglePinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple RGPIO pins.*

### RGPIO Input Operations

- static [uint32\\_t](#) [RGPIO\\_PinRead](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the RGPIO port.*
- static [uint32\\_t](#) [RGPIO\\_ReadPinInput](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the RGPIO port.*

### 16.18.1 Detailed Description

The MCUXpresso SDK provides a peripheral driver for the Rapid General-Purpose Input/Output (RGPIO) module of MCUXpresso SDK devices.

### 16.18.2 Typical use case

#### 16.18.2.1 Output Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rgpio`

#### 16.18.2.2 Input Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rgpio`

### 16.18.3 Function Documentation

#### 16.18.3.1 RGPIO\_PinInit()

```
void RGPIO_PinInit (
    RGPIO_Type * base,
    uint32_t pin,
    const rgpio_pin_config_t * config )
```

Initializes a RGPIO pin used by the board.

To initialize the RGPIO, define a pin configuration, as either input or output, in the user file. Then, call the [RGPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or an output pin configuration.

```
Define a digital input pin configuration,
rgpio_pin_config_t config =
{
    kRGPIO_DigitalInput,
    0,
}
Define a digital output pin configuration,
rgpio_pin_config_t config =
{
    kRGPIO_DigitalOutput,
    0,
}
```

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>pin</i>	RGPIO port pin number
<i>config</i>	RGPIO pin configuration pointer

### 16.18.3.2 RGPIO\_GetInstance()

```
uint32_t RGPIO_GetInstance (
    RGPIO_Type * base )
```

Gets the RGPIO instance according to the RGPIO base.

#### Parameters

<i>base</i>	RGPIO peripheral base pointer(PTA, PTB, PTC, etc.)
-------------	--

#### Return values

<i>RGPIO</i>	instance
--------------	----------

### 16.18.3.3 RGPIO\_PinWrite()

```
static void RGPIO_PinWrite (
    RGPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the multiple RGPIO pins to the logic 1 or 0.

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>pin</i>	RGPIO pin number
<i>output</i>	RGPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul>

### 16.18.3.4 RGPIO\_WritePinOutput()

```
static void RGPIO_WritePinOutput (
    RGPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the multiple RGPIO pins to the logic 1 or 0.

**Deprecated** Do not use this function. It has been superceded by [RGPIO\\_PinWrite](#).

References [RGPIO\\_PinWrite\(\)](#).

### 16.18.3.5 RGPIO\_PortSet()

```
static void RGPIO_PortSet (
    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple RGPIO pins to the logic 1.

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>mask</i>	RGPIO pin number macro

### 16.18.3.6 RGPIO\_SetPinsOutput()

```
static void RGPIO_SetPinsOutput (
    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple RGPIO pins to the logic 1.

**Deprecated** Do not use this function. It has been superceded by [RGPIO\\_PortSet](#).

References [RGPIO\\_PortSet\(\)](#).

### 16.18.3.7 RGPIO\_PortClear()

```
static void RGPIO_PortClear (
    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple RGPIO pins to the logic 0.

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>mask</i>	RGPIO pin number macro

### 16.18.3.8 RGPIO\_ClearPinsOutput()

```
static void RGPIO_ClearPinsOutput (
```

```

    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]

```

Sets the output level of the multiple RGPIO pins to the logic 0.

**Deprecated** Do not use this function. It has been superceded by [RGPIO\\_PortClear](#).

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>mask</i>	RGPIO pin number macro

References [RGPIO\\_PortClear\(\)](#).

#### 16.18.3.9 RGPIO\_PortToggle()

```

static void RGPIO_PortToggle (
    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]

```

Reverses the current output logic of the multiple RGPIO pins.

#### Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>mask</i>	RGPIO pin number macro

#### 16.18.3.10 RGPIO\_TogglePinsOutput()

```

static void RGPIO_TogglePinsOutput (
    RGPIO_Type * base,
    uint32_t mask ) [inline], [static]

```

Reverses the current output logic of the multiple RGPIO pins.

**Deprecated** Do not use this function. It has been superceded by [RGPIO\\_PortToggle](#).

References [RGPIO\\_PortToggle\(\)](#).



## 16.18.3.11 RGPIO\_PinRead()

```
static uint32_t RGPIO_PinRead (  
    RGPIO_Type * base,  
    uint32_t pin )    [inline], [static]
```

Reads the current input value of the RGPIO port.

## Parameters

<i>base</i>	RGPIO peripheral base pointer (RGPIOA, RGPIOB, RGPIOC, and so on.)
<i>pin</i>	RGPIO pin number

## Return values

<i>RGPIO</i>	port input value <ul style="list-style-type: none"><li>• 0: corresponding pin input low-logic level.</li><li>• 1: corresponding pin input high-logic level.</li></ul>
--------------	---

16.18.3.12 `RGPIO_ReadPinInput()`

```
static uint32_t RGPIO_ReadPinInput (  
    RGPIO_Type * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the RGPIO port.

**Deprecated** Do not use this function. It has been superceded by [RGPIO\\_PinRead](#).

References [RGPIO\\_PinRead\(\)](#).

## 16.19 FGPIO Driver

### FGPIO Configuration

- void [FGPIO\\_PinInit](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, const [rgpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a FGPIO pin used by the board.*
- [uint32\\_t](#) [FGPIO\\_GetInstance](#) (FGPIO\_Type \*base)  
*Gets the FGPIO instance according to the RGPIO base.*

### FGPIO Output Operations

- static void [FGPIO\\_PinWrite](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple FGPIO pins to the logic 1 or 0.*
- static void [FGPIO\\_WritePinOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple FGPIO pins to the logic 1 or 0.*
- static void [FGPIO\\_PortSet](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 1.*
- static void [FGPIO\\_SetPinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 1.*
- static void [FGPIO\\_PortClear](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 0.*
- static void [FGPIO\\_ClearPinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 0.*
- static void [FGPIO\\_PortToggle](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple FGPIO pins.*
- static void [FGPIO\\_TogglePinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple FGPIO pins.*

### FGPIO Input Operations

- static [uint32\\_t](#) [FGPIO\\_PinRead](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the FGPIO port.*
- static [uint32\\_t](#) [FGPIO\\_ReadPinInput](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the FGPIO port.*

#### 16.19.1 Detailed Description

This section describes the programming interface of the FGPIO driver. The FGPIO driver configures the FGPIO module and provides a functional interface to build the RGPIO application.

#### Note

FGPIO (Fast GPIO) is only available in a few MCUs. FGPIO and RGPIO share the same peripheral but use different registers. FGPIO is closer to the core than the regular RGPIO and it's faster to read and write.

## 16.19.2 Typical use case

### 16.19.2.1 Output Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/rgpio

### 16.19.2.2 Input Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/rgpio

## 16.19.3 Function Documentation

### 16.19.3.1 FGPIO\_PinInit()

```
void FGPIO_PinInit (
    FGPIO_Type * base,
    uint32_t pin,
    const rgpio_pin_config_t * config )
```

Initializes a FGPIO pin used by the board.

To initialize the FGPIO driver, define a pin configuration, as either input or output, in the user file. Then, call the [FGPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or an output pin configuration:

```
Define a digital input pin configuration,
rgpio_pin_config_t config =
{
    kRGPIO_DigitalInput,
    0,
}
Define a digital output pin configuration,
rgpio_pin_config_t config =
{
    kRGPIO_DigitalOutput,
    0,
}
```

#### Parameters

<i>base</i>	FGPIO peripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>pin</i>	FGPIO port pin number
<i>config</i>	FGPIO pin configuration pointer

#### Examples

[board.c](#).

16.19.3.2 FGPIO\_GetInstance()

```
uint32_t FGPIO_GetInstance (
    FGPIO_Type * base )
```

Gets the FGPIO instance according to the RGPIO base.

Parameters

<i>base</i>	FGPIO peripheral base pointer(PTA, PTB, PTC, etc.)
-------------	--

Return values

<i>FGPIO</i>	instance
--------------	----------

16.19.3.3 FGPIO\_PinWrite()

```
static void FGPIO_PinWrite (
    FGPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1 or 0.

Parameters

<i>base</i>	FGPIO peripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>pin</i>	FGPIO pin number
<i>output</i>	FGPIOpin output logic level. <ul style="list-style-type: none"><li>• 0: corresponding pin output low-logic level.</li><li>• 1: corresponding pin output high-logic level.</li></ul>

Examples

```
board.c.
```

16.19.3.4 FGPIO\_WritePinOutput()

```
static void FGPIO_WritePinOutput (
    FGPIO_Type * base,
```

```
uint32_t pin,
uint8_t output ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1 or 0.

**Deprecated** Do not use this function. It has been superceded by [FGPIO\\_PinWrite](#).

References [FGPIO\\_PinWrite\(\)](#).

#### 16.19.3.5 FGPIO\_PortSet()

```
static void FGPIO_PortSet (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1.

##### Parameters

<i>base</i>	FGPIO peripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

#### 16.19.3.6 FGPIO\_SetPinsOutput()

```
static void FGPIO_SetPinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1.

**Deprecated** Do not use this function. It has been superceded by [FGPIO\\_PortSet](#).

References [FGPIO\\_PortSet\(\)](#).

#### 16.19.3.7 FGPIO\_PortClear()

```
static void FGPIO_PortClear (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 0.

## Parameters

<i>base</i>	FGPIO peripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

## 16.19.3.8 FGPIO\_ClearPinsOutput()

```
static void FGPIO_ClearPinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 0.

**Deprecated** Do not use this function. It has been superceded by [FGPIO\\_PortClear](#).

References [FGPIO\\_PortClear\(\)](#).

## 16.19.3.9 FGPIO\_PortToggle()

```
static void FGPIO_PortToggle (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Reverses the current output logic of the multiple FGPIO pins.

## Parameters

<i>base</i>	FGPIO peripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

## 16.19.3.10 FGPIO\_TogglePinsOutput()

```
static void FGPIO_TogglePinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Reverses the current output logic of the multiple FGPIO pins.

**Deprecated** Do not use this function. It has been superceded by [FGPIO\\_PortToggle](#).

References [FGPIO\\_PortToggle\(\)](#).

### 16.19.3.11 FGPIOPinRead()

```
static uint32_t FGPIOPinRead (  
    FGPIOType * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the FGPIOPort.

#### Parameters

<i>base</i>	FGPIOPeripheral base pointer (FGPIOA, FGPIOB, FGPIOC, and so on.)
<i>pin</i>	FGPIOPin number

#### Return values

<i>FGPIO</i>	port input value <ul style="list-style-type: none"><li>0: corresponding pin input low-logic level.</li><li>1: corresponding pin input high-logic level.</li></ul>
--------------	---

### 16.19.3.12 FGPIOPinReadInput()

```
static uint32_t FGPIOPinReadInput (  
    FGPIOType * base,  
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the FGPIOPort.

**Deprecated** Do not use this function. It has been superseded by [FGPIOPinRead](#)

References [FGPIOPinRead\(\)](#).



## 16.20 SECO: Security Controller Driver

Module for the SECO driver.

### Files

- file [fsl\\_seco.h](#)

### Typedefs

- typedef [uint16\\_t seco\\_lifecycle\\_t](#)  
*This type is used to return the lifecycle.*
- typedef [uint8\\_t seco\\_snvs\\_id\\_t](#)  
*This type is used to indicate the ID of anSNVS register to access.*

### Variables

- [sc\\_err\\_t seco\\_err](#)  
*SECO error return.*

### Defines for seco\_lifecycle\_t

- #define [SECO\\_LIFECYCLE\\_DEFAULT](#) BIT(0)  
*Default fab mode (early\_fuses\_pgrm not blown)*
- #define [SECO\\_LIFECYCLE\\_FAB](#) BIT(1)  
*Fab mode.*
- #define [SECO\\_LIFECYCLE\\_NO\\_SECRETS](#) BIT(2)  
*No secrets.*
- #define [SECO\\_LIFECYCLE\\_SECRETS](#) BIT(3)  
*With Secrets.*
- #define [SECO\\_LIFECYCLE\\_SC\\_FW\\_CLSD](#) BIT(4)  
*SCU FW Closed.*
- #define [SECO\\_LIFECYCLE\\_SECO\\_FW\\_CLSD](#) BIT(5)  
*SECO FW Closed.*
- #define [SECO\\_LIFECYCLE\\_CLOSED](#) BIT(6)  
*Closed.*
- #define [SECO\\_LIFECYCLE\\_CLOSED\\_FW](#) BIT(7)  
*Closed with FW.*
- #define [SECO\\_LIFECYCLE\\_PART\\_RTN](#) BIT(8,  
*Partial field return.*
- #define [SECO\\_LIFECYCLE\\_RTN](#) BIT(9)  
*Field return.*
- #define [SECO\\_LIFECYCLE\\_NO\\_RTN](#) BIT(10)  
*No Return.*

### Defines for seco\_snvs\_id\_t

- #define **AHAB\_SNVS\_ID\_INIT** 0x00U  
*Init SNVS.*
- #define **AHAB\_SNVS\_ID\_POWER\_OFF** 0x01U  
*Power off the system.*
- #define **AHAB\_SNVS\_ID\_SRTC** 0x02U  
*R/W the SRTC.*
- #define **AHAB\_SNVS\_ID\_SRTC\_CALB** 0x03U  
*R/W the SRTC calibration.*
- #define **AHAB\_SNVS\_ID\_SRTC\_ALRM** 0x04U  
*R/W the SRTC alarm.*
- #define **AHAB\_SNVS\_ID\_RTC** 0x05U  
*R/W the RTC.*
- #define **AHAB\_SNVS\_ID\_RTC\_CALB** 0x06U  
*R/W the RTC calibration.*
- #define **AHAB\_SNVS\_ID\_RTC\_ALRM** 0x07U  
*R/W the RTC alarm.*
- #define **AHAB\_SNVS\_ID\_BTN\_CONFIG** 0x08U  
*R/W the button configuration.*
- #define **AHAB\_SNVS\_ID\_BTN\_MASK** 0x09U  
*R/W the button mask.*
- #define **AHAB\_SNVS\_ID\_BTN** 0x0AU  
*R/W the button state.*
- #define **AHAB\_SNVS\_ID\_BTN\_CLEAR** 0x0BU  
*Clear the button IRQ.*
- #define **AHAB\_SNVS\_ID\_SSM\_STATE** 0x0CU  
*Read the SSM state.*
- #define **AHAB\_SNVS\_ID\_BTN\_TIME** 0x0DU  
*R/W the button time parameters.*
- #define **AHAB\_SNVS\_ID\_WAKE\_UP\_IT** 0x0EU  
*Clear the wake IRQ.*

### Defines for SNVS access

- #define **SECO\_SNVS\_READ** 0U  
*SNVS read operation.*
- #define **SECO\_SNVS\_WRITE** 1U  
*SNVS write operation.*

### Macros for version parsing

- #define **SECO\_PROD\_VER(X)** (((X) >> 16) & 0x7FFFUL)  
*Extract SECO production ver.*
- #define **SECO\_MAJOR\_VER(X)** (((X) >> 4) & 0xFFFFUL)  
*Extract SECO major ver.*
- #define **SECO\_MINOR\_VER(X)** ((X) & 0xFUL)  
*Extract SECO minor ver.*

## Defines for V2X state

- `#define V2X_STATE_AUTH_RX 0x01U`  
*Authentication request received.*
- `#define V2X_STATE_PROV_NORMAL 0x02U`  
*Provisioned successfully in normal mode.*
- `#define V2X_STATE_PROV_DEBUG 0x04U`  
*Provisioned successfully in debug mode.*
- `#define V2X_STATE_AUTH_IP 0x08U`  
*Authentication on going.*
- `#define V2X_STATE_AUTH_SUCCESS 0x10U`  
*Authentication success.*
- `#define V2X_STATE_AUTH_FAIL 0x20U`  
*Authentication failure.*
- `#define V2X_STATE_CRYPTODIS 0x40U`  
*Crypto accelerators disabled.*
- `#define V2X_STATE_HOLD_EN 0x80U`  
*V2X provisioning on hold.*

## Initialization Functions

- `void SECO_Init (boot_phase_t phase)`  
*This function initializes the SECO driver.*
- `void SECO_CAAM_Config (uint16_t master, sc_bool_t lock, sc_rm_spa_t sa, sc_rm_did_t did, sc_rm_sid_t sid)`  
*This function configures the CAAM MP.*
- `void SECO_ClearCache (void)`  
*This function clears the CAAM MP cache.*
- `void SECO_MU_Config (uint8_t mu, sc_rm_spa_t sa, sc_rm_did_t did)`  
*This function configures MU ownership.*
- `uint16_t SECO_SetMonoCounterPartition (uint16_t she)`  
*This function partitions the monotonic counter.*
- `uint32_t SECO_SetFipsMode (uint8_t mode)`  
*This function configures the SECO in FIPS mode.*

## Power Management Functions

- `void SECO_Power (sc_sub_t ss, uint32_t inst, sc_bool_t up)`  
*This function notifies SECO that a subsystem power state has changed.*
- `void SECO_CAAM_PowerDown (void)`  
*This function notifies SECO that CAAM is powering down.*
- `void SECO_EnterLPM (void)`  
*This function notifies SECO the system is entering low power mode.*
- `void SECO_ExitLPM (void)`  
*This function notifies SECO the system is has exited low power mode.*

## Image Functions

- void [SECO\\_Image\\_Load](#) ([sc\\_faddr\\_t](#) addr\_src, [sc\\_faddr\\_t](#) addr\_dst, [uint32\\_t](#) len, [sc\\_bool\\_t](#) fw)  
*This function loads a SECO image.*
- void [SECO\\_Authenticate](#) ([sc\\_seco\\_auth\\_cmd\\_t](#) cmd, [sc\\_faddr\\_t](#) addr, [uint32\\_t](#) mask1, [uint32\\_t](#) mask2)  
*This function is used to authenticate a SECO image or command.*

## Lifecycle Functions

- [seco\\_lifecycle\\_t](#) [SECO\\_Get\\_Lifecycle](#) (void)  
*This function is used get the lifecycle from the ADM.*
- void [SECO\\_ForwardLifecycle](#) ([uint32\\_t](#) change)  
*This function updates the lifecycle of the device.*
- void [SECO\\_ReturnLifecycle](#) ([sc\\_faddr\\_t](#) addr)  
*This function updates the lifecycle to one of the return lifecycles.*
- void [SECO\\_Commit](#) ([uint32\\_t](#) \*info)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

## Attestation Functions

- void [SECO\\_AttestMode](#) ([uint32\\_t](#) mode)  
*This function is used to set the attestation mode.*
- void [SECO\\_Attest](#) ([uint64\\_t](#) nonce)  
*This function is used to request atestation.*
- void [SECO\\_GetAttestPublicKey](#) ([sc\\_faddr\\_t](#) addr)  
*This function is used to retrieve the attestation public key.*
- void [SECO\\_GetAttestSign](#) ([sc\\_faddr\\_t](#) addr)  
*This function is used to retrieve attestation signature and parameters.*
- void [SECO\\_AttestVerify](#) ([sc\\_faddr\\_t](#) addr)  
*This function is used to verify attestation.*

## Key Functions

- void [SECO\\_GenKeyBlob](#) ([uint32\\_t](#) id, [sc\\_faddr\\_t](#) load\_addr, [sc\\_faddr\\_t](#) export\_addr, [uint16\\_t](#) max\_size)  
*This function is used to generate a SECO key blob.*
- void [SECO\\_LoadKey](#) ([uint32\\_t](#) id, [sc\\_faddr\\_t](#) addr)  
*This function is used to load a SECO key.*

## Manufacturing Protection Functions

- void [SECO\\_GetMPKey](#) ([sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*This function is used to get the manufacturing protection public key.*
- void [SECO\\_UpdateMPMR](#) ([sc\\_faddr\\_t](#) addr, [uint8\\_t](#) size, [uint8\\_t](#) lock)  
*This function is used to update the manufacturing protection message register.*
- void [SECO\\_GetMPSign](#) ([sc\\_faddr\\_t](#) msg\_addr, [uint16\\_t](#) msg\_size, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*This function is used to get the manufacturing protection signature.*

## V2X Functions

- `uint8_t SECO_V2X_Forward (uint32_t *buf)`  
*This function is used to forward a message received from V2X.*
- `void SECO_V2X_Ping (void)`  
*This function sends a ping to V2X through SECO.*
- `void SECO_V2X_Hold (uint32_t hold_value)`  
*This function is used to set a control variable indicating whether or not the configuration of the V2X must be done as soon as possible or should be delayed and left under the control of the SCU.*
- `void SECO_V2X_Provision (uint32_t provision_mode)`  
*This function is used to provision the V2X either in "normal" mode or in "debug" mode.*
- `uint32_t SECO_V2X_GetState (uint32_t *req_status)`  
*This function returns the v2x\_state (provisioned, successfully authenticated, etc.).*

## Debug Functions

- `void SECO_Version (uint32_t *version, uint32_t *commit, sc_bool_t *dirty)`  
*This function is used to return the SECO FW build info.*
- `void SECO_ChipInfo (uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)`  
*This function is used to return SECO chip info.*
- `void SECO_AttachDebug (void)`  
*This function notifies SECO that a JTAG connection has been made.*
- `void SECO_EnableDebug (sc_faddr_t addr)`  
*This function securely enables debug.*
- `uint32_t SECO_GetEvent (uint8_t idx)`  
*This function is used to return an event from the SECO error log.*
- `void SECO_DumpDebug (void)`  
*This function dumps low-level SECO debug info to the SCU debug UART.*
- `uint32_t SECO_ErrNumber (void)`  
*This function return the internal SECO error number returned by the last SECO function call.*

## Miscellaneous Functions

- `void SECO_Ping (void)`  
*This function sends a ping to SECO.*
- `void SECO_KickWdog (void)`  
*This function sends a message to SECO to service the 24H watchdog.*
- `void SECO_WriteFuse (uint32_t word, uint32_t val)`  
*This function writes a given fuse word index.*
- `void SECO_SecureWriteFuse (sc_faddr_t addr)`  
*This function securely writes a group of fuse words.*
- `void SECO_ScuPatch (sc_faddr_t addr)`  
*This function applies a patch.*
- `sc_seco_rng_stat_t SECO_StartRNG (void)`  
*This function starts the random number generator.*
- `void SECO_SABSignedMesg (sc_faddr_t addr)`  
*This function is used to send a generic signed message to the SECO SHE/HSM components.*

## SNVS Functions

- void [SECO\\_WriteSNVS](#) ([seco\\_snvs\\_id\\_t](#) id, [uint32\\_t](#) val)  
*This function write an SNVS parameter.*
- [uint32\\_t](#) [SECO\\_ReadSNVS](#) ([seco\\_snvs\\_id\\_t](#) id)  
*This function reads an SNVS parameter.*
- void [SECO\\_ManageSNVS](#) ([uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*val, [uint8\\_t](#) size)  
*This function is used to manage the SNVS.*
- void [SECO\\_ManageSNVS\\_DGO](#) ([uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*val)  
*This function is used to manage the SNVS DGO.*

### 16.20.1 Detailed Description

Module for the SECO driver.

It is an MCUXpresso SDK driver for the SECO module of i.MX devices.

### 16.20.2 Function Documentation

#### 16.20.2.1 SECO\_Init()

```
void SECO_Init (
    boot_phase_t phase )
```

This function initializes the SECO driver.

##### Parameters

in	<i>phase</i>	Init phase
----	--------------	------------

Called when SCFW boots.

#### 16.20.2.2 SECO\_CAAM\_Config()

```
void SECO_CAAM_Config (
    uint16_t master,
    sc_bool_t lock,
    sc_rm_spa_t sa,
    sc_rm_did_t did,
    sc_rm_sid_t sid )
```

This function configures the CAAM MP.

##### Parameters

in	<i>master</i>	Index of job ring / out
----	---------------	-------------------------

**Parameters**

in	<i>lock</i>	Lock state of config
in	<i>sa</i>	Secure state
in	<i>did</i>	XRDC2 Domain ID
in	<i>sid</i>	SMMU Stream ID

Called by the Resource Manager to configure CAAM job ring access and output parameters.

See the SECO API Reference Guide for more info.

**16.20.2.3 SECO\_ClearCache()**

```
void SECO_ClearCache (
    void )
```

This function clears the CAAM MP cache.

It is called by the Power Manager when CAAM power state is lost.

**16.20.2.4 SECO\_MU\_Config()**

```
void SECO_MU_Config (
    uint8_t mu,
    sc_rm_spa_t sa,
    sc_rm_did_t did )
```

This function configures MU ownership.

**Parameters**

in	<i>mu</i>	Index of MU
in	<i>sa</i>	Secure state
in	<i>did</i>	XRDC2 Domain ID

Called by the Resource Manager to configure MU access.

See the SECO API Reference Guide for more info.

**16.20.2.5 SECO\_SetMonoCounterPartition()**

```
uint16_t SECO_SetMonoCounterPartition (
    uint16_t she )
```

This function partitions the monotonic counter.

**Parameters**

in	<i>she</i>	number of SHE bits
----	------------	--------------------

SECO uses an OTP monotonic counter to protect the SHE and HSM key-stores from roll-back attack. This function is used to define the number of monotonic counter bits allocated to SHE use. Two monotonic counter bits are used to store this information while the remaining bits are allocated to the HSM user. This function must be called before any SHE or HSM key stores are created in the system, otherwise the default configuration is applied.

If the partition has been already configured, any attempt to re-configure the SHE partition to a different value will result in a failure response.

#### Returns

Returns the current number of SHE bits.

See the SECO API Reference Guide for more info.

#### 16.20.2.6 SECO\_SetFipsMode()

```
uint32_t SECO_SetFipsMode (
    uint8_t mode )
```

This function configures the SECO in FIPS mode.

#### Parameters

in	mode	FIPS mode
----	------	-----------

This function permanently configures the SECO in FIPS approved mode. When in FIPS approved mode the following services will be disabled and receive a failure response:

- Encrypted boot is not supported
- Attestation is not supported
- Manufacturing protection is not supported
- DTCP load
- SHE services are not supported
- Assign JR is not supported (all JRs owned by SECO)

#### Returns

Returns the failure reason.

See the SECO API Reference Guide for more info.

#### 16.20.2.7 SECO\_Power()

```
void SECO_Power (
    sc_sub_t ss,
    uint32_t inst,
    sc_bool_t up )
```

This function notifies SECO that a subsystem power state has changed.



**Parameters**

in	<i>ss</i>	Subsystem
in	<i>inst</i>	Subsystem instance
in	<i>up</i>	Power state

Called by the Power Manager when subsystem power state changes.

**16.20.2.8 SECO\_CAAM\_PowerDown()**

```
void SECO_CAAM_PowerDown (
    void )
```

This function notifies SECO that CAAM is powering down.

Called by the Power Manager before powering down the CAAM.

See the SECO API Reference Guide for more info.

**16.20.2.9 SECO\_EnterLPM()**

```
void SECO_EnterLPM (
    void )
```

This function notifies SECO the system is entering low power mode.

Called by the Power Manager before entering LPM.

See the SECO API Reference Guide for more info.

**16.20.2.10 SECO\_ExitLPM()**

```
void SECO_ExitLPM (
    void )
```

This function notifies SECO the system is has exited low power mode.

Called by the Power Manager before after exiting LPM.

See the SECO API Reference Guide for more info.

**16.20.2.11 SECO\_Image\_Load()**

```
void SECO_Image_Load (
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

This function loads a SECO image.

**Parameters**

in	<i>addr_src</i>	address of image source
in	<i>addr_dst</i>	address of image destination
in	<i>len</i>	length of image to load
in	<i>fw</i>	SC_TRUE = firmware load

This is used to load images via the SECO. Examples include SECO Firmware and IVT/CSF data used for authentication. These are usually loaded into SECO TCM. *addr\_src* is in secure memory.

See the SECO API Reference Guide for more info.

**16.20.2.12 SECO\_Authenticate()**

```
void SECO_Authenticate (
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr,
    uint32_t mask1,
    uint32_t mask2 )
```

This function is used to authenticate a SECO image or command.

**Parameters**

in	<i>cmd</i>	authenticate command
in	<i>addr</i>	address of/or metadata
in	<i>mask1</i>	metadata
in	<i>mask2</i>	metadata

This is used to authenticate a SECO image or issue a security command. *addr* often points to an container. It is also just data (or even unused) for some commands.

See the SECO API Reference Guide for more info.

**16.20.2.13 SECO\_Get\_Lifecycle()**

```
seco_lifecycle_t SECO_Get_Lifecycle (
    void )
```

This function is used to get the lifecycle from the ADM.

**Returns**

Returns the lifecycle.

**16.20.2.14 SECO\_ForwardLifecycle()**

```
void SECO_ForwardLifecycle (
    uint32_t change )
```

This function updates the lifecycle of the device.

**Parameters**

in	<i>change</i>	desired lifecycle transition
----	---------------	------------------------------

This function is used for going from Open to NXP Closed to OEM Closed. Note *change* is NOT the new desired lifecycle. It is a lifecycle transition as documented in the SECO API Reference Guide.

If any SECO request fails or only succeeds because the part is in an "OEM open" lifecycle, then a request to transition from "NXP closed" to "OEM closed" will also fail. For example, booting a signed container when the OEM SRK is not fused will succeed, but as it is an abnormal situation, a subsequent request to transition the lifecycle will return an error via `seco_err`.

**16.20.2.15 SECO\_ReturnLifecycle()**

```
void SECO_ReturnLifecycle (
    sc_faddr_t addr )
```

This function updates the lifecycle to one of the return lifecycles.

**Parameters**

in	<i>addr</i>	address of message block
----	-------------	--------------------------

Note *addr* must be a pointer to a signed message block.

To switch back to NXP states (Full Field Return), message must be signed by NXP SRK. For OEM States (Partial Field Return), must be signed by OEM SRK.

See the SECO API Reference Guide for more info.

**16.20.2.16 SECO\_Commit()**

```
void SECO_Commit (
    uint32_t * info )
```

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

**Parameters**

in, out	<i>info</i>	pointer to information type to be committed
---------	-------------	---

The return *info* will contain what was actually committed.

**16.20.2.17 SECO\_AttestMode()**

```
void SECO_AttestMode (
    uint32_t mode )
```

This function is used to set the attestation mode.

**Parameters**

in	<i>mode</i>	mode
----	-------------	------

This is used to set the SECO attestation mode. This can be prover or verifier. See the SECO API Reference Guide for more on the supported modes, mode values, and mode behavior.

**16.20.2.18 SECO\_Attest()**

```
void SECO_Attest (
    uint64_t nonce )
```

This function is used to request attestation.

**Parameters**

in	<i>nonce</i>	unique value
----	--------------	--------------

This is used to ask SECO to perform an attestation. The result depends on the attestation mode. After this call, the signature can be requested or a verify can be requested.

See the SECO API Reference Guide for more info.

**16.20.2.19 SECO\_GetAttestPublicKey()**

```
void SECO_GetAttestPublicKey (
    sc_faddr_t addr )
```

This function is used to retrieve the attestation public key.

Mode must be verifier.

**Parameters**

in	<i>addr</i>	address to write response
----	-------------	---------------------------

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 96 bytes of space.

See the SECO API Reference Guide for more info.

**16.20.2.20 SECO\_GetAttestSign()**

```
void SECO_GetAttestSign (
    sc_faddr_t addr )
```

This function is used to retrieve attestation signature and parameters.

Mode must be provider.

**Parameters**

in	<i>addr</i>	address to write response
----	-------------	---------------------------

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 120 bytes of space.

See the SECO API Reference Guide for more info.

**16.20.2.21 SECO\_AttestVerify()**

```
void SECO_AttestVerify (
    sc_faddr_t addr )
```

This function is used to verify attestation.

Mode must be verifier.

**Parameters**

in	<i>addr</i>	address of signature
----	-------------	----------------------

The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned.

See the SECO API Reference Guide for more info.

**16.20.2.22 SECO\_GenKeyBlob()**

```
void SECO_GenKeyBlob (
    uint32_t id,
    sc_faddr_t load_addr,
    sc_faddr_t export_addr,
    uint16_t max_size )
```

This function is used to generate a SECO key blob.

**Parameters**

in	<i>id</i>	key identifier
in	<i>load_addr</i>	load address
in	<i>export_addr</i>	export address
in	<i>max_size</i>	max export size

This function is used to encapsulate sensitive keys in a specific structure called a blob, which provides both confidentiality and integrity protection.

See the SECO API Reference Guide for more info.

### 16.20.2.23 SECO\_LoadKey()

```
void SECO_LoadKey (
    uint32_t id,
    sc_faddr_t addr )
```

This function is used to load a SECO key.

#### Parameters

in	<i>id</i>	key identifier
in	<i>addr</i>	key address

This function is used to install private cryptographic keys encapsulated in a blob previously generated by SECO. The controller can be either the IEE or the VPU. The blob header carries the controller type and the key size, as provided by the user when generating the key blob.

See the SECO API Reference Guide for more info.

### 16.20.2.24 SECO\_GetMPKey()

```
void SECO_GetMPKey (
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection public key.

#### Parameters

in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

This function is supported only in OEM-closed lifecycle. It generates the mfg public key and stores it in a specific location in the secure memory.

See the SECO API Reference Guide for more info.

### 16.20.2.25 SECO\_UpdateMPMR()

```
void SECO_UpdateMPMR (
    sc_faddr_t addr,
    uint8_t size,
    uint8_t lock )
```

This function is used to update the manufacturing protection message register.

#### Parameters

in	<i>addr</i>	data address
in	<i>size</i>	size
in	<i>lock</i>	lock_reg

This function is supported only in OEM-closed lifecycle. It updates the content of the MPMR (Manufacturing Protection Message register of 256 bits). This register will be appended to the input-data message when generating the signature. Please refer to the CAAM block guide for details.

See the SECO API Reference Guide for more info.

#### 16.20.2.26 SECO\_GetMPSign()

```
void SECO_GetMPSign (
    sc_faddr_t msg_addr,
    uint16_t msg_size,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection signature.

##### Parameters

in	<i>msg_addr</i>	message address
in	<i>msg_size</i>	message size
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

This function is used to generate an ECDSA signature for an input-data message and to store it in a specific location in the secure memory. It is only supported in OEM-closed lifecycle. In order to get the ECDSA signature, the RNG must be initialized. In case it has not been started an error will be returned.

See the SECO API Reference Guide for more info.

#### 16.20.2.27 SECO\_V2X\_Forward()

```
uint8_t SECO_V2X_Forward (
    uint32_t * buf )
```

This function is used to forward a message received from V2X.

##### Parameters

in	<i>buf</i>	pointer to message buffer
----	------------	---------------------------

##### Returns

Returns number of words in response.

#### 16.20.2.28 SECO\_V2X\_Ping()

```
void SECO_V2X_Ping (
    void )
```

This function sends a ping to V2X through SECO.

See the SECO API Reference Guide for more info.

#### 16.20.2.29 SECO\_V2X\_Hold()

```
void SECO_V2X_Hold (
    uint32_t hold_value )
```

This function is used to set a control variable indicating whether or not the configuration of the V2X must be done as soon as possible or should be delayed and left under the control of the SCU.

##### Parameters

in	<i>hold_value</i>	0=no delay, 1=delay
----	-------------------	---------------------

See the SECO API Reference Guide for more info.

#### 16.20.2.30 SECO\_V2X\_Provision()

```
void SECO_V2X_Provision (
    uint32_t provision_mode )
```

This function is used to provision the V2X either in "normal" mode or in "debug" mode.

Provisioning for debug request will be accepted only in NXP open LC. In NXP closed LC, the [SECO\\_EnableDebug\(\)](#) function must be used instead.

##### Parameters

in	<i>provision_mode</i>	0=normal, 1=debug
----	-----------------------	-------------------

See the SECO API Reference Guide for more info.

#### 16.20.2.31 SECO\_V2X\_GetState()

```
uint32_t SECO_V2X_GetState (
    uint32_t * req_status )
```

This function returns the v2x\_state (provisioned, successfully authenticated, etc.).

It should be sent after the v2x\_authenticate\_request in order to get the result of the v2x authentication once finished.

##### Parameters

out	<i>req_status</i>	V2X authentication request status
-----	-------------------	-----------------------------------



**Returns**

Returns the V2X state.

- Bit 0: v2x authentication request received
- Bit 1: v2x provisioned successfully in normal mode
- Bit 2: v2x provisioned successfully in debug mode
- Bit 3: v2x authentication on going
- Bit 4: v2x authentication success
- Bit 5: v2x authentication failure
- Bit 6: v2x crypto disabled
- Bit 7: v2x hold enabled

See the SECO API Reference Guide for more info.

**16.20.2.32 SECO\_Version()**

```
void SECO_Version (
    uint32_t * version,
    uint32_t * commit,
    sc_bool_t * dirty )
```

This function is used to return the SECO FW build info.

**Parameters**

out	<i>version</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)
out	<i>dirty</i>	pointer to return dirty flag

See the SECO API Reference Guide for more info.

**16.20.2.33 SECO\_ChipInfo()**

```
void SECO_ChipInfo (
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

This function is used to return SECO chip info.

**Parameters**

out	<i>lc</i>	pointer to return lifecycle
-----	-----------	-----------------------------

**Parameters**

out	<i>monotonic</i>	pointer to return monotonic counter
out	<i>uid_l</i>	pointer to return UID (lower 32 bits)
out	<i>uid_h</i>	pointer to return UID (upper 32 bits)

See the SECO API Reference Guide for more info.

**16.20.2.34 SECO\_AttachDebug()**

```
void SECO_AttachDebug (
    void )
```

This function notifies SECO that a JTAG connection has been made.

See the SECO API Reference Guide for more info.

**16.20.2.35 SECO\_EnableDebug()**

```
void SECO_EnableDebug (
    sc_faddr_t addr )
```

This function securely enables debug.

**Parameters**

in	<i>addr</i>	address of message block
----	-------------	--------------------------

Note *addr* must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

**16.20.2.36 SECO\_GetEvent()**

```
uint32_t SECO_GetEvent (
    uint8_t idx )
```

This function is used to return an event from the SECO error log.

**Parameters**

out	<i>idx</i>	index of event to return
-----	------------	--------------------------

**Returns**

Returns the event.

Read of *idx* 0 captures events from SECO. Loop starting with 0 until an error is returned to dump all events.

See the SECO API Reference Guide for more info.

**16.20.2.37 SECO\_ErrNumber()**

```
uint32_t SECO_ErrNumber (
    void )
```

This function return the internal SECO error number returned by the last SECO function call.

It is valid if seco\_err != SC\_R\_NONE.

See the SECO API Reference Guide for a description of these internal error codes.

**Returns**

Returns the error number.

**16.20.2.38 SECO\_Ping()**

```
void SECO_Ping (
    void )
```

This function sends a ping to SECO.

See the SECO API Reference Guide for more info.

**16.20.2.39 SECO\_KickWdog()**

```
void SECO_KickWdog (
    void )
```

This function sends a a message to SECO to service the 24H watchdog.

SCFW sends this periodically.

See the SECO API Reference Guide for more info.

**16.20.2.40 SECO\_WriteFuse()**

```
void SECO_WriteFuse (
    uint32_t word,
    uint32_t val )
```

This function writes a given fuse word index.

**Parameters**

in	<i>word</i>	fuse word index
in	<i>val</i>	fuse write value

The command is passed as is to SECO. SECO uses part of the *word* parameter to indicate if the fuse should be locked after programming. See the "Write common fuse" section of the SECO API Reference Guide for more info.

#### 16.20.2.41 SECO\_SecureWriteFuse()

```
void SECO_SecureWriteFuse (
    sc_faddr_t addr )
```

This function securely writes a group of fuse words.

##### Parameters

in	<i>addr</i>	address of message block
----	-------------	--------------------------

Note *addr* must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

#### 16.20.2.42 SECO\_ScuPatch()

```
void SECO_ScuPatch (
    sc_faddr_t addr )
```

This function applies a patch.

##### Parameters

in	<i>addr</i>	address of message block
----	-------------	--------------------------

Note *addr* must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

#### 16.20.2.43 SECO\_StartRNG()

```
sc_seco_rng_stat_t SECO_StartRNG (
    void )
```

This function starts the random number generator.

##### Returns

Returns the state of RNG.

The RNG is started automatically after all CPUs are booted. This function can be used to start earlier and to check the status.

See the SECO API Reference Guide for more info.

#### 16.20.2.44 SECO\_SABSignedMesg()

```
void SECO_SABSignedMesg (  
    sc_faddr_t addr )
```

This function is used to send a generic signed message to the SECO SHE/HSM components.

**Parameters**

in	<i>addr</i>	address of message block
----	-------------	--------------------------

Note *addr* must be a pointer to a signed message block.

See the SECO API Reference Guide for more info.

**16.20.2.45 SECO\_WriteSNVS()**

```
void SECO_WriteSNVS (
    seco_snvs_id_t id,
    uint32_t val )
```

This function write an SNVS parameter.

**Parameters**

in	<i>id</i>	ID of parameter to write
in	<i>val</i>	value to write

This function is used by the SNVS driver. Users should call that driver instead of this function.

See the SECO API Reference Guide for more info.

**16.20.2.46 SECO\_ReadSNVS()**

```
uint32_t SECO_ReadSNVS (
    seco_snvs_id_t id )
```

This function reads an SNVS parameter.

**Parameters**

in	<i>id</i>	ID of parameter to read
----	-----------	-------------------------

This function is used by the SNVS driver. Users should call that driver instead of this function.

**Returns**

Returns the value read.

See the SECO API Reference Guide for more info.

**16.20.2.47 SECO\_ManageSNVS()**

```
void SECO_ManageSNVS (
    uint8_t id,
```

```
uint8_t access,  
uint32_t * val,  
uint8_t size )
```

This function is used to manage the SNVS.

It allows reading and writing of various SNVS registers.

#### Parameters

in	<i>id</i>	ID of parameter to read
in	<i>access</i>	Access type (read or write)
in, out	<i>val</i>	pointer to value to read or write
in	<i>size</i>	number of words to read or write

For info on what the SNVS registers do, refer to the SNVS section of the SRM.

Note many aspects of the SNVS are used by SECO and not available for use (e.g. LPGPR0) and this function will not allow access to those registers/fields. See the SECO API Reference Guide for more info.

#### 16.20.2.48 SECO\_ManageSNVS\_DGO()

```
void SECO_ManageSNVS_DGO (  
    uint8_t id,  
    uint8_t access,  
    uint32_t * val )
```

This function is used to manage the SNVS DGO.

It allows reading and writing of various privileged SNVS DGO registers.

#### Parameters

in	<i>id</i>	ID of parameter to read
in	<i>access</i>	Access type (read or write)
in, out	<i>val</i>	pointer to value to read or write

For info on what the SNVS registers do, refer to the SNVS section of the SRM.

## 16.21 SNVS: Secure Non-Volatile Storage Driver

Module for the SNVS driver.

### Files

- file [fsl\\_snvs.h](#)

### Typedefs

- typedef [uint8\\_t snvs\\_btn\\_config\\_t](#)  
*This type is used configure the button active state.*
- typedef [uint8\\_t snvs\\_btn\\_on\\_time\\_t](#)  
*This type is used configure the button on time.*
- typedef [uint8\\_t snvs\\_btn\\_debounce\\_t](#)  
*This type is used configure the button debounce time.*
- typedef [uint8\\_t snvs\\_btn\\_press\\_time\\_t](#)  
*This type is used configure the button press time.*

### Defines for [snvs\\_btn\\_config\\_t](#)

Used to configure which feature of the button (BTN) input signal constitutes "active".

BTN\_CONFIG field in the SNVS\_HP regster. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_ACTIVELOW](#) 0U  
*Button signal is active low.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_ACTIVEHIGH](#) 1U  
*Button signal is active high.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_RISINGEDGE](#) 2U  
*Button signal is active on the rising edge.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_FALLINGEDGE](#) 3U  
*Button signal is active on the falling edge.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_ANYEDGE](#) 4U  
*Button signal is active on any edge.*

### Defines for [snvs\\_btn\\_on\\_time\\_t](#)

Used to configure the period of time after BTN is asserted before SoC power is turned on.

ON\_TIME field in the SNVS\_LP regster. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_ON\\_50MS](#) 0U  
*500 msec off-> on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_100MS](#) 1U  
*50 msec off-> on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_500MS](#) 2U  
*100 msec off-> on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_0MS](#) 3U  
*0 msec off-> on transition time*



### Defines for snvs\_btn\_debounce\_t

Use to configure the amount of debounce time for the BTN input signal.

DEBOUNCE field in the SNVS\_LP regisiter. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_50MS](#) 0U  
*50 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_100MS](#) 1U  
*100 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_500MS](#) 2U  
*500 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_0MS](#) 3U  
*0 msec debounce*

### Defines for snvs\_btn\_press\_time\_t

Used to configure the button press time out values for the PMIC logic.

BTN\_PRESS\_TIME field in the SNVS\_LP regisiter. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_5S](#) 0U  
*5 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_10S](#) 1U  
*10 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_15S](#) 2U  
*15 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_OFF](#) 3U  
*Long press disabled.*

### Initialization Functions

- void [SNVS\\_Init](#) (boot\_phase\_t phase)  
*Initialize SNVS driver.*

## SRTC Functions

- [sc\\_err\\_t snvs\\_err](#)  
*SNVS error return.*
- void [SNVS\\_PowerOff](#) (void)  
*Power off system.*
- void [SNVS\\_SetSecureRtc](#) (uint32\_t seconds)  
*Set the secure RTC.*
- void [SNVS\\_GetSecureRtc](#) (uint32\_t \*seconds)  
*Get the secure RTC.*
- void [SNVS\\_SetSecureRtcCalb](#) (int8\_t count)  
*Set the secure RTC calibration value.*
- void [SNVS\\_GetSecureRtcCalb](#) (int8\_t \*count)  
*Get the secure RTC calibration value.*
- void [SNVS\\_SetSecureRtcAlarm](#) (uint32\_t seconds)  
*Set secure RTC alarm.*
- void [SNVS\\_GetSecureRtcAlarm](#) (uint32\_t \*seconds)  
*Get secure RTC alarm.*
- void [SNVS\\_SetRtc](#) (uint32\_t seconds)  
*Set the RTC.*
- void [SNVS\\_GetRtc](#) (uint32\_t \*seconds)  
*Get the RTC.*
- void [SNVS\\_SetRtcCalb](#) (int8\_t count)  
*Set the RTC calibration value.*
- void [SNVS\\_SetRtcAlarm](#) (uint32\_t seconds)  
*Set RTC alarm.*
- void [SNVS\\_GetRtcAlarm](#) (uint32\_t \*seconds)  
*Get RTC alarm.*
- void [SNVS\\_ConfigButton](#) (snvs\_btn\_config\_t config, sc\_bool\_t enable)  
*Configure the ON/OFF button.*
- void [SNVS\\_ButtonTime](#) (snvs\_btn\_on\_time\_t on, snvs\_btn\_debounce\_t debounce, snvs\_btn\_press\_time\_t press)  
*Configure the ON/OFF button timing parameters.*
- [sc\\_bool\\_t](#) [SNVS\\_GetButtonStatus](#) (void)  
*Get button status.*
- void [SNVS\\_ClearButtonIRQ](#) (void)  
*Clear button IRQ.*
- void [SNVS\\_EnterLPM](#) (void)  
*Enter low power mode.*
- void [SNVS\\_ExitLPM](#) (void)  
*Exit low power mode.*
- [uint32\\_t](#) [SNVS\\_GetState](#) (void)  
*Get the SNVS System Security Monitor State (SSM).*
- void [SNVS\\_SecurityViolation\\_Enable](#) (void)  
*Enable SNVS Security Violation Interrupt.*
- void [SNVS\\_SecurityViolation\\_IRQHandler](#) (void)  
*SNVS security violation IRQ handler.*

- void `SNVS_PowerOff_IRQHandler` (void)  
*SNVS power off IRQ handler.*
- `uint32_t` `SNVS_ReadGP` (`uint8_t` idx)  
*Read a GP register.*
- void `SNVS_WriteGP` (`uint8_t` idx, `uint32_t` val)  
*Write a GP register.*
- void `SNVS_SecVio` (`uint8_t` id, `uint8_t` access, `uint32_t` \*data0, `uint32_t` \*data1, `uint32_t` \*data2, `uint32_t` \*data3, `uint32_t` \*data4, `uint8_t` size)  
*Manage security violation and tamper.*
- void `SNVS_SecVioDgo` (`uint8_t` id, `uint8_t` access, `uint32_t` \*data)  
*Manage security violation and tamper of DGO.*
- void `SNVS_IncTime` (`uint32_t` secs)  
*Simulation function to increment time.*

### 16.21.1 Detailed Description

Module for the SNVS driver.

It is an MCUXpresso SDK driver for the SNVS module of i.MX devices.

### 16.21.2 Function Documentation

#### 16.21.2.1 SNVS\_Init()

```
void SNVS_Init (
    boot_phase_t phase )
```

Initialize SNVS driver.

This function initializes the SNVS driver.

##### Parameters

<i>phase</i>	init phase
--------------	------------

#### 16.21.2.2 SNVS\_PowerOff()

```
void SNVS_PowerOff (
    void )
```

Power off system.

This function asserts the signal to the PMIC to force a power off.

## Examples

[board.c](#).

### 16.21.2.3 SNVS\_SetSecureRtc()

```
void SNVS_SetSecureRtc (
    uint32_t seconds )
```

Set the secure RTC.

This function sets the secure RTC.

#### Parameters

<i>seconds</i>	time to set
----------------	-------------

### 16.21.2.4 SNVS\_GetSecureRtc()

```
void SNVS_GetSecureRtc (
    uint32_t * seconds )
```

Get the secure RTC.

This function returns the secure RTC time.

#### Parameters

<i>seconds</i>	pointer to return seconds
----------------	---------------------------

### 16.21.2.5 SNVS\_SetSecureRtcCalb()

```
void SNVS_SetSecureRtcCalb (
    int8_t count )
```

Set the secure RTC calibration value.

This function sets the secure RTC calibration value. See the SNVS section of the SRM for more info.

#### Parameters

<i>count</i>	counts to add/subtract per 32768 ticks
--------------	--

#### 16.21.2.6 SNVS\_GetSecureRtcCalb()

```
void SNVS_GetSecureRtcCalb (
    int8_t * count )
```

Get the secure RTC calibration value.

This function returns the secure RTC calibration value. See the SNVS section of the SRM for more info.

##### Parameters

<i>count</i>	pointer to return count
--------------	-------------------------

#### 16.21.2.7 SNVS\_SetSecureRtcAlarm()

```
void SNVS_SetSecureRtcAlarm (
    uint32_t seconds )
```

Set secure RTC alarm.

This function sets the secure RTC alarm and enables it.

##### Parameters

<i>seconds</i>	alarm to set
----------------	--------------

If seconds=UINT32\_MAX then disable alarm.

#### 16.21.2.8 SNVS\_GetSecureRtcAlarm()

```
void SNVS_GetSecureRtcAlarm (
    uint32_t * seconds )
```

Get secure RTC alarm.

This function returns the secure RTC alarm.

##### Parameters

<i>seconds</i>	pointer to return alarm
----------------	-------------------------

#### 16.21.2.9 SNVS\_SetRtc()

```
void SNVS_SetRtc (
    uint32_t seconds )
```

Set the RTC.

This function sets the RTC.

##### Parameters

<i>seconds</i>	time to set
----------------	-------------

#### 16.21.2.10 SNVS\_GetRtc()

```
void SNVS_GetRtc (
    uint32_t * seconds )
```

Get the RTC.

This function returns the RTC time.

##### Parameters

<i>seconds</i>	pointer to return seconds
----------------	---------------------------

#### 16.21.2.11 SNVS\_SetRtcCalb()

```
void SNVS_SetRtcCalb (
    int8_t count )
```

Set the RTC calibration value.

This function sets the RTC calibration value. See the SNVS section of the SRM for more info.

##### Parameters

<i>count</i>	counts to add/subtract per 32768 ticks
--------------	--

#### 16.21.2.12 SNVS\_SetRtcAlarm()

```
void SNVS_SetRtcAlarm (
    uint32_t seconds )
```

Set RTC alarm.

This function sets the RTC alarm and enables it.

#### Parameters

<i>seconds</i>	alarm to set
----------------	--------------

If seconds=UINT32\_MAX then disable alarm.

#### 16.21.2.13 SNVS\_GetRtcAlarm()

```
void SNVS_GetRtcAlarm (
    uint32_t * seconds )
```

Get RTC alarm.

This function returns the RTC alarm.

#### Parameters

<i>seconds</i>	pointer to return alarm
----------------	-------------------------

#### 16.21.2.14 SNVS\_ConfigButton()

```
void SNVS_ConfigButton (
    snvs_btn_config_t config,
    sc_bool_t enable )
```

Configure the ON/OFF button.

This function configures the button detection and IRQ. See the SNVS section of the SRM for more info.

#### Parameters

<i>config</i>	button configuration (see BTN_CONFIG in SRM)
<i>enable</i>	button IRQ enable (see BTN_MASK in SRM)

For info on the arguments, see the SNVS section of the SRM.

#### Examples

[board.c](#).

#### 16.21.2.15 SNVS\_ButtonTime()

```
void SNVS_ButtonTime (
    snvs_btn_on_time_t on,
    snvs_btn_debounce_t debounce,
    snvs_btn_press_time_t press )
```

Configure the ON/OFF button timing parameters.

This function configures the button timing parameters. See the SNVS section of the SRM for more info.

##### Parameters

<i>on</i>	button turn on time (see ON_TIME in SRM)
<i>debounce</i>	button debounce time (see DEBOUNCE in SRM)
<i>press</i>	button turn off time (see BTN_PRESS_TIME in SRM)

For info on the arguments, see the SNVS section of the SRM.

#### 16.21.2.16 SNVS\_GetButtonStatus()

```
sc_bool_t SNVS_GetButtonStatus (
    void )
```

Get button status.

This function returns the status of the button. See the SNVS section of the SRM for more info. BTN in HPSR.

##### Returns

Returns the button status.

##### Examples

[board.c](#).

#### 16.21.2.17 SNVS\_ClearButtonIRQ()

```
void SNVS_ClearButtonIRQ (
    void )
```

Clear button IRQ.

This function clears a pending button IRQ.

##### Examples

[board.c](#).



**16.21.2.18 SNVS\_EnterLPM()**

```
void SNVS_EnterLPM (  
    void )
```

Enter low power mode.

This function prepares the SNVS for low power mode. It copies various data from the HP section to the LP section.

**16.21.2.19 SNVS\_ExitLPM()**

```
void SNVS_ExitLPM (  
    void )
```

Exit low power mode.

This function restores SNVS data from the LP section to the HP section.

**16.21.2.20 SNVS\_GetState()**

```
uint32_t SNVS_GetState (  
    void )
```

Get the SNVS System Security Monitor State (SSM).

This function returns the System Security Monitor State (SSM). See the SNVS section of the SRM for more info. SS↔M\_ST in HPSR.

**Returns**

Returns the state of the monitor.

**16.21.2.21 SNVS\_SecurityViolation\_Enable()**

```
void SNVS_SecurityViolation_Enable (  
    void )
```

Enable SNVS Security Violation Interrupt.

This function is used to re-enable the security violation interrupt. The interrupt is automatically masked when the interrupt occurs.

**16.21.2.22 SNVS\_SecurityViolation\_IRQHandler()**

```
void SNVS_SecurityViolation_IRQHandler (  
    void )
```

SNVS security violation IRQ handler.

This function is called when the security violation IRQ is asserted. It automatically masks the security violation interrupt which must then be re-enabled using [SNVS\\_SecurityViolation\\_Enable\(\)](#).

#### 16.21.2.23 SNVS\_PowerOff\_IRQHandler()

```
void SNVS_PowerOff_IRQHandler (
    void )
```

SNVS power off IRQ handler.

This function is called when the power off IRQ is asserted.

#### 16.21.2.24 SNVS\_ReadGP()

```
uint32_t SNVS_ReadGP (
    uint8_t idx )
```

Read a GP register.

This function is called read from one of the four GP registers.

##### Parameters

<i>idx</i>	index of register to read (0-3)
------------	---------------------------------

##### Returns

Returns the stored value.

#### 16.21.2.25 SNVS\_WriteGP()

```
void SNVS_WriteGP (
    uint8_t idx,
    uint32_t val )
```

Write a GP register.

##### Parameters

<i>idx</i>	index of register to write (0-3)
<i>val</i>	value to write

This function is called write to one of the four GP registers.

#### 16.21.2.26 SNVS\_SecVio()

```
void SNVS_SecVio (
```

```

uint8_t id,
uint8_t access,
uint32_t * data0,
uint32_t * data1,
uint32_t * data2,
uint32_t * data3,
uint32_t * data4,
uint8_t size )

```

Manage security violation and tamper.

#### Parameters

<i>id</i>	index of register(s) to access
<i>access</i>	read or write
<i>data0</i>	value 0 to read or write
<i>data1</i>	value 1 to read or write
<i>data2</i>	value 2 to read or write
<i>data3</i>	value 3 to read or write
<i>data4</i>	value 4 to read or write
<i>size</i>	number of value to access

Set dataX to NULL if not used.

This function is called to read/write security violation and tamper registers. See the SECO API Reference Guide for more info.

#### 16.21.2.27 SNVS\_SecVioDgo()

```

void SNVS_SecVioDgo (
    uint8_t id,
    uint8_t access,
    uint32_t * data )

```

Manage security violation and tamper of DGO.

#### Parameters

<i>id</i>	index of register to access
<i>access</i>	read or write
<i>data</i>	value to read or write

This function is called to read/write security violation and tamper DGO registers. See the SECO API Reference Guide for more info.

#### 16.21.2.28 SNVS\_IncTime()

```

void SNVS_IncTime (
    uint32_t secs )

```

Simulation function to increment time.

**Parameters**

<i>secs</i>	seconds to increment
-------------	----------------------

## 16.22 WDOG32: 32-bit Watchdog Timer

### Files

- file [fsl\\_wdog32.h](#)

### Data Structures

- struct [wdog32\\_work\\_mode\\_t](#)  
*Defines WDOG32 work mode.*
- struct [wdog32\\_config\\_t](#)  
*Describes WDOG32 configuration structure.*

### Enumerations

- enum [wdog32\\_clock\\_source\\_t](#) { [kWDOG32\\_ClockSource0](#) = 0U, [kWDOG32\\_ClockSource1](#) = 1U, [kWDOG32\\_ClockSource2](#) = 2U, [kWDOG32\\_ClockSource3](#) = 3U }  
*Describes WDOG32 clock source.*
- enum [wdog32\\_clock\\_prescaler\\_t](#) { [kWDOG32\\_ClockPrescalerDivide1](#) = 0x0U, [kWDOG32\\_ClockPrescalerDivide256](#) = 0x1U }  
*Describes the selection of the clock prescaler.*
- enum [wdog32\\_test\\_mode\\_t](#) { [kWDOG32\\_TestModeDisabled](#) = 0U, [kWDOG32\\_UserModeEnabled](#) = 1U, [kWDOG32\\_LowByteTest](#) = 2U, [kWDOG32\\_HighByteTest](#) = 3U }  
*Describes WDOG32 test mode.*
- enum [\\_wdog32\\_interrupt\\_enable\\_t](#) { [kWDOG32\\_InterruptEnable](#) = WDOG\_CS\_INT\_MASK }  
*WDOG32 interrupt configuration structure.*
- enum [\\_wdog32\\_status\\_flags\\_t](#) { [kWDOG32\\_RunningFlag](#) = WDOG\_CS\_EN\_MASK, [kWDOG32\\_InterruptFlag](#) = WDOG\_CS\_FLG\_MASK }  
*WDOG32 status flags.*

### Unlock sequence

- [#define WDOG\\_FIRST\\_WORD\\_OF\\_UNLOCK](#) (WDOG\_UPDATE\_KEY & 0xFFFFFU)  
*First word of unlock sequence.*
- [#define WDOG\\_SECOND\\_WORD\\_OF\\_UNLOCK](#) ((WDOG\_UPDATE\_KEY >> 16U) & 0xFFFFFU)  
*Second word of unlock sequence.*

### Refresh sequence

- [#define WDOG\\_FIRST\\_WORD\\_OF\\_REFRESH](#) (WDOG\_REFRESH\_KEY & 0xFFFFFU)  
*First word of refresh sequence.*
- [#define WDOG\\_SECOND\\_WORD\\_OF\\_REFRESH](#) ((WDOG\_REFRESH\_KEY >> 16U) & 0xFFFFFU)  
*Second word of refresh sequence.*

## Driver version

- #define `FSL_WDOG32_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 3))  
*WDOG32 driver version.*

## WDOG32 Initialization and De-initialization

- void `WDOG32_GetDefaultConfig` (`wdog32_config_t` \*config)  
*Initializes the WDOG32 configuration structure.*
- `AT_QUICKACCESS_SECTION_CODE` (void `WDOG32_Init`(`WDOG_Type` \*base, const `wdog32_config_t` \*config))  
*Initializes the WDOG32 module.*
- void `WDOG32_Deinit` (`WDOG_Type` \*base)  
*De-initializes the WDOG32 module.*

## WDOG32 functional Operation

- static void `WDOG32_Enable` (`WDOG_Type` \*base)  
*Enables the WDOG32 module.*
- static void `WDOG32_Disable` (`WDOG_Type` \*base)  
*Disables the WDOG32 module.*
- static void `WDOG32_EnableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Enables the WDOG32 interrupt.*
- static void `WDOG32_DisableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Disables the WDOG32 interrupt.*
- static `uint32_t` `WDOG32_GetStatusFlags` (`WDOG_Type` \*base)  
*Gets the WDOG32 all status flags.*
- `AT_QUICKACCESS_SECTION_CODE` (void `WDOG32_ClearStatusFlags`(`WDOG_Type` \*base, `uint32_t` mask))  
*Clears the WDOG32 flag.*
- static void `WDOG32_SetTimeoutValue` (`WDOG_Type` \*base, `uint16_t` timeoutCount)  
*Sets the WDOG32 timeout value.*
- static void `WDOG32_SetWindowValue` (`WDOG_Type` \*base, `uint16_t` windowValue)  
*Sets the WDOG32 window value.*
- static void `WDOG32_Unlock` (`WDOG_Type` \*base)  
*Unlocks the WDOG32 register written.*
- static void `WDOG32_Refresh` (`WDOG_Type` \*base)  
*Refreshes the WDOG32 timer.*
- static `uint16_t` `WDOG32_GetCounterValue` (`WDOG_Type` \*base)  
*Gets the WDOG32 counter value.*

### 16.22.1 Detailed Description

The MCUXpresso SDK provides a peripheral driver for the WDOG32 module of MCUXpresso SDK devices.

### 16.22.2 Typical use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/wdog32`

### 16.22.3 Enumeration Type Documentation

#### 16.22.3.1 wdog32\_clock\_source\_t

```
enum wdog32_clock_source_t
```

Describes WDOG32 clock source.

##### Enumerator

kWDOG32_ClockSource0	Clock source 0.
kWDOG32_ClockSource1	Clock source 1.
kWDOG32_ClockSource2	Clock source 2.
kWDOG32_ClockSource3	Clock source 3.

#### 16.22.3.2 wdog32\_clock\_prescaler\_t

```
enum wdog32_clock_prescaler_t
```

Describes the selection of the clock prescaler.

##### Enumerator

kWDOG32_ClockPrescalerDivide1	Divided by 1.
kWDOG32_ClockPrescalerDivide256	Divided by 256.

#### 16.22.3.3 wdog32\_test\_mode\_t

```
enum wdog32_test_mode_t
```

Describes WDOG32 test mode.

**Enumerator**

kWDOG32_TestModeDisabled	Test Mode disabled.
kWDOG32_UserModeEnabled	User Mode enabled.
kWDOG32_LowByteTest	Test Mode enabled, only low byte is used.
kWDOG32_HighByteTest	Test Mode enabled, only high byte is used.

**16.22.3.4 \_wdog32\_interrupt\_enable\_t**

```
enum _wdog32_interrupt_enable_t
```

WDOG32 interrupt configuration structure.

This structure contains the settings for all of the WDOG32 interrupt configurations.

**Enumerator**

kWDOG32_InterruptEnable	Interrupt is generated before forcing a reset.
-------------------------	--

**16.22.3.5 \_wdog32\_status\_flags\_t**

```
enum _wdog32_status_flags_t
```

WDOG32 status flags.

This structure contains the WDOG32 status flags for use in the WDOG32 functions.

**Enumerator**

kWDOG32_RunningFlag	Running flag, set when WDOG32 is enabled.
kWDOG32_InterruptFlag	Interrupt flag, set when interrupt occurs.

**16.22.4 Function Documentation****16.22.4.1 WDOG32\_GetDefaultConfig()**

```
void WDOG32_GetDefaultConfig (
    wdog32_config_t * config )
```

Initializes the WDOG32 configuration structure.



This function initializes the WDOG32 configuration structure to default values. The default values are:

```
wdog32Config->enableWdog32 = true;
wdog32Config->clockSource = kWDOG32_ClockSource1;
wdog32Config->prescaler = kWDOG32_ClockPrescalerDivide1;
wdog32Config->workMode.enableWait = true;
wdog32Config->workMode.enableStop = false;
wdog32Config->workMode.enableDebug = false;
wdog32Config->testMode = kWDOG32_TestModeDisabled;
wdog32Config->enableUpdate = true;
wdog32Config->enableInterrupt = false;
wdog32Config->enableWindowMode = false;
wdog32Config->windowValue = 0U;
wdog32Config->timeoutValue = 0xFFFFU;
```

#### Parameters

<i>config</i>	Pointer to the WDOG32 configuration structure.
---------------	--

#### See also

[wdog32\\_config\\_t](#)

#### 16.22.4.2 AT\_QUICKACCESS\_SECTION\_CODE() [1/2]

```
AT_QUICKACCESS_SECTION_CODE (
    void WDOG32_InitWDOG_Type *base, const wdog32_config_t *config )
```

Initializes the WDOG32 module.

This function initializes the WDOG32. To reconfigure the WDOG32 without forcing a reset first, enableUpdate must be set to true in the configuration.

#### Example:

```
wdog32_config_t config;
WDOG32_GetDefaultConfig(&config);
config.timeoutValue = 0x7ffU;
config.enableUpdate = true;
WDOG32_Init(wdog_base,&config);
```

#### Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>config</i>	The configuration of the WDOG32.

#### 16.22.4.3 WDOG32\_Deinit()

```
void WDOG32_Deinit (
    WDOG_Type * base )
```

De-initializes the WDOG32 module.

This function shuts down the WDOG32. Ensure that the WDOG\_CS.UPDATE is 1, which means that the register update is enabled.

**Parameters**

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

**16.22.4.4 WDOG32\_Enable()**

```
static void WDOG32_Enable (
    WDOG_Type * base ) [inline], [static]
```

Enables the WDOG32 module.

This function writes a value into the WDOG\_CS register to enable the WDOG32. The WDOG\_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

**Parameters**

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

**16.22.4.5 WDOG32\_Disable()**

```
static void WDOG32_Disable (
    WDOG_Type * base ) [inline], [static]
```

Disables the WDOG32 module.

This function writes a value into the WDOG\_CS register to disable the WDOG32. The WDOG\_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

**Parameters**

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

**Examples**

[board.c](#).

**16.22.4.6 WDOG32\_EnableInterrupts()**

```
static void WDOG32_EnableInterrupts (
    WDOG_Type * base,
    uint32_t mask ) [inline], [static]
```

Enables the WDOG32 interrupt.

This function writes a value into the WDOG\_CS register to enable the WDOG32 interrupt. The WDOG\_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

#### Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to enable. The parameter can be a combination of the following source if defined: <ul style="list-style-type: none"><li>• kWDOG32_InterruptEnable</li></ul>

#### 16.22.4.7 WDOG32\_DisableInterrupts()

```
static void WDOG32_DisableInterrupts (  
    WDOG_Type * base,  
    uint32_t mask ) [inline], [static]
```

Disables the WDOG32 interrupt.

This function writes a value into the WDOG\_CS register to disable the WDOG32 interrupt. The WDOG\_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

#### Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to disabled. The parameter can be a combination of the following source if defined: <ul style="list-style-type: none"><li>• kWDOG32_InterruptEnable</li></ul>

#### 16.22.4.8 WDOG32\_GetStatusFlags()

```
static uint32_t WDOG32_GetStatusFlags (  
    WDOG_Type * base ) [inline], [static]
```

Gets the WDOG32 all status flags.

This function gets all status flags.

Example to get the running flag:

```
uint32_t status;  
status = WDOG32_GetStatusFlags(wdog_base) & kWDOG32_RunningFlag;
```

**Parameters**

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

**Returns**

State of the status flag: asserted (true) or not-asserted (false).

**See also**

[\\_wdog32\\_status\\_flags\\_t](#)

- true: related status flag has been set.
- false: related status flag is not set.

**16.22.4.9 AT\_QUICKACCESS\_SECTION\_CODE() [2/2]**

```
AT_QUICKACCESS_SECTION_CODE (
    void  WDOG32_ClearStatusFlagsWDOG_Type *base, uint32_t mask )
```

Clears the WDOG32 flag.

This function clears the WDOG32 status flag.

Example to clear an interrupt flag:

```
WDOG32_ClearStatusFlags(wdog_base, kWDOG32_InterruptFlag);
```

**Parameters**

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The status flags to clear. The parameter can be any combination of the following values: <ul style="list-style-type: none"> <li>• kWDOG32_InterruptFlag</li> </ul>

**16.22.4.10 WDOG32\_SetTimeoutValue()**

```
static void WDOG32_SetTimeoutValue (
    WDOG_Type * base,
    uint16_t timeoutCount ) [inline], [static]
```

Sets the WDOG32 timeout value.

This function writes a timeout value into the WDOG\_TOVAL register. The WDOG\_TOVAL register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

## Parameters

<i>base</i>	WDOG32 peripheral base address
<i>timeoutCount</i>	WDOG32 timeout value, count of WDOG32 clock ticks.

## Examples

[board.c](#).

## 16.22.4.11 WDOG32\_SetWindowValue()

```
static void WDOG32_SetWindowValue (  
    WDOG_Type * base,  
    uint16_t windowValue ) [inline], [static]
```

Sets the WDOG32 window value.

This function writes a window value into the WDOG\_WIN register. The WDOG\_WIN register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

## Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>windowValue</i>	WDOG32 window value.

## 16.22.4.12 WDOG32\_Unlock()

```
static void WDOG32_Unlock (  
    WDOG_Type * base ) [inline], [static]
```

Unlocks the WDOG32 register written.

This function unlocks the WDOG32 register written.

Before starting the unlock sequence and following the configuration, disable the global interrupts. Otherwise, an interrupt could effectively invalidate the unlock sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

## Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

## Examples

[board.c](#).

References [WDOG\\_FIRST\\_WORD\\_OF\\_UNLOCK](#), and [WDOG\\_SECOND\\_WORD\\_OF\\_UNLOCK](#).

### 16.22.4.13 WDOG32\_Refresh()

```
static void WDOG32_Refresh (  
    WDOG_Type * base ) [inline], [static]
```

Refreshes the WDOG32 timer.

This function feeds the WDOG32. This function should be called before the Watchdog timer is in timeout. Otherwise, a reset is asserted.

#### Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

References [WDOG\\_FIRST\\_WORD\\_OF\\_REFRESH](#), and [WDOG\\_SECOND\\_WORD\\_OF\\_REFRESH](#).

### 16.22.4.14 WDOG32\_GetCounterValue()

```
static uint16_t WDOG32_GetCounterValue (  
    WDOG_Type * base ) [inline], [static]
```

Gets the WDOG32 counter value.

This function gets the WDOG32 counter value.

#### Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

#### Returns

Current WDOG32 counter value.

## 16.23 MISC: Miscellaneous Service

Module for the Miscellaneous (MISC) service.

### Macros

- `#define SC_MISC_DMA_GRP_MAX 31U`  
*Max DMA channel priority group.*

### Typedefs

- `typedef uint8_t sc_misc_dma_group_t`  
*This type is used to store a DMA channel priority group.*
- `typedef uint8_t sc_misc_boot_status_t`  
*This type is used report boot status.*
- `typedef uint8_t sc_misc_temp_t`  
*This type is used report boot status.*
- `typedef uint8_t sc_misc_bt_t`  
*This type is used report the boot type.*

### Defines for type widths

- `#define SC_MISC_DMA_GRP_W 5U`  
*Width of `sc_misc_dma_group_t`.*

### Defines for `sc_misc_boot_status_t`

- `#define SC_MISC_BOOT_STATUS_SUCCESS 0U`  
*Success.*
- `#define SC_MISC_BOOT_STATUS_SECURITY 1U`  
*Security violation.*

### Defines for `sc_misc_temp_t`

- `#define SC_MISC_TEMP 0U`  
*Temp sensor.*
- `#define SC_MISC_TEMP_HIGH 1U`  
*Temp high alarm.*
- `#define SC_MISC_TEMP_LOW 2U`  
*Temp low alarm.*

## Defines for `sc_misc_bt_t`

- `#define SC_MISC_BT_PRIMARY 0U`  
*Primary boot.*
- `#define SC_MISC_BT_SECONDARY 1U`  
*Secondary boot.*
- `#define SC_MISC_BT_RECOVERY 2U`  
*Recovery boot.*
- `#define SC_MISC_BT_MANUFACTURE 3U`  
*Manufacture boot.*
- `#define SC_MISC_BT_SERIAL 4U`  
*Serial boot.*

## Control Functions

- `sc_err_t sc_misc_set_control` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` val)  
*This function sets a miscellaneous control value.*
- `sc_err_t sc_misc_get_control` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` \*val)  
*This function gets a miscellaneous control value.*

## DMA Functions

- `sc_err_t sc_misc_set_max_dma_group` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_misc_dma_group_t` max)  
*This function configures the max DMA channel priority group for a partition.*
- `sc_err_t sc_misc_set_dma_group` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_dma_group_t` group)  
*This function configures the priority group for a DMA channel.*

## Debug Functions

- `void sc_misc_debug_out` (`sc_ipc_t` ipc, `uint8_t` ch)  
*This function is used output a debug character from the SCU UART.*
- `sc_err_t sc_misc_waveform_capture` (`sc_ipc_t` ipc, `sc_bool_t` enable)  
*This function starts/stops emulation waveform capture.*
- `void sc_misc_build_info` (`sc_ipc_t` ipc, `uint32_t` \*build, `uint32_t` \*commit)  
*This function is used to return the SCFW build info.*
- `void sc_misc_api_ver` (`sc_ipc_t` ipc, `uint16_t` \*cl\_maj, `uint16_t` \*cl\_min, `uint16_t` \*sv\_maj, `uint16_t` \*sv\_min)  
*This function is used to return the SCFW API versions.*
- `void sc_misc_unique_id` (`sc_ipc_t` ipc, `uint32_t` \*id\_l, `uint32_t` \*id\_h)  
*This function is used to return the device's unique ID.*



## Other Functions

- `sc_err_t sc_misc_set_ari` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_rsrc_t` resource\_mst, `uint16_t` ari, `sc_bool_t` enable)  
*This function configures the ARI match value for PCIe/SATA resources.*
- `void sc_misc_boot_status` (`sc_ipc_t` ipc, `sc_misc_boot_status_t` status)  
*This function reports boot status.*
- `sc_err_t sc_misc_boot_done` (`sc_ipc_t` ipc, `sc_rsrc_t` cpu)  
*This function tells the SCFW that a CPU is done booting.*
- `sc_err_t sc_misc_otf_fuse_read` (`sc_ipc_t` ipc, `uint32_t` word, `uint32_t` \*val)  
*This function reads a given fuse word index.*
- `sc_err_t sc_misc_otf_fuse_write` (`sc_ipc_t` ipc, `uint32_t` word, `uint32_t` val)  
*This function writes a given fuse word index.*
- `sc_err_t sc_misc_set_temp` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` celsius, `int8_t` tenths)  
*This function sets a temp sensor alarm.*
- `sc_err_t sc_misc_get_temp` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` \*celsius, `int8_t` \*tenths)  
*This function gets a temp sensor value.*
- `void sc_misc_get_boot_dev` (`sc_ipc_t` ipc, `sc_rsrc_t` \*dev)  
*This function returns the boot device.*
- `sc_err_t sc_misc_get_boot_type` (`sc_ipc_t` ipc, `sc_misc_bt_t` \*type)  
*This function returns the boot type.*
- `sc_err_t sc_misc_get_boot_container` (`sc_ipc_t` ipc, `uint8_t` \*idx)  
*This function returns the boot container index.*
- `void sc_misc_get_button_status` (`sc_ipc_t` ipc, `sc_bool_t` \*status)  
*This function returns the current status of the ON/OFF button.*
- `sc_err_t sc_misc_rompatch_checksum` (`sc_ipc_t` ipc, `uint32_t` \*checksum)  
*This function returns the ROM patch checksum.*
- `sc_err_t sc_misc_board_ioctl` (`sc_ipc_t` ipc, `uint32_t` \*parm1, `uint32_t` \*parm2, `uint32_t` \*parm3)  
*This function calls the board IOCTL function.*

## Internal Functions

- `void misc_init` (`sc_bool_t` api\_phase)  
*Internal SC function to initialize the MISC service.*
- `sc_err_t misc_set_control` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` val)  
*Internal SC function to set a miscellaneous control value.*
- `sc_err_t misc_get_control` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` \*val)  
*Internal SC function to get a miscellaneous control value.*
- `sc_err_t misc_set_ari` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_rsrc_t` resource\_mst, `uint16_t` ari, `sc_bool_t` enable)  
*Internal SC function to configure the ARI translation for PCIe/SATA resources.*
- `sc_err_t misc_set_max_dma_group` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_misc_dma_group_t` max)  
*Internal SC function to configure max DMA channel priority group for a partition.*
- `sc_err_t misc_set_dma_group` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_misc_dma_group_t` group)  
*Internal SC function to configure the priority group for a DMA channel.*
- `void misc_boot_status` (`sc_rm_pt_t` caller\_pt, `sc_misc_boot_status_t` status)

- Internal SC function to report boot status.*
- `sc_err_t misc_boot_done (sc_rm_pt_t caller_pt, sc_rsrc_t cpu)`
- Internal SC function to report a CPU has finished initialization.*
- `sc_err_t misc_boot_done_wait (sc_rsrc_t cpu)`
- Internal SC function to wait for a CPU to be done booting.*
- `sc_err_t misc_waveform_capture (sc_rm_pt_t caller_pt, sc_bool_t enable)`
- Internal SC function to start/stop emulation waveform capture.*
- `void misc_debug_out (sc_rm_pt_t caller_pt, uint8_t ch)`
- Internal SC function to output a debug character.*
- `sc_err_t misc_otf_fuse_read (sc_rm_pt_t caller_pt, uint32_t word, uint32_t *val)`
- Internal SC function to read otf fuse word.*
- `sc_err_t misc_otf_fuse_write (sc_rm_pt_t caller_pt, uint32_t word, uint32_t val)`
- Internal SC function to write otf fuse word.*
- `sc_bool_t misc_has_temp (sc_rsrc_t resource)`
- This function reports if a resource has a temp sensor.*
- `sc_err_t misc_set_temp (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t celsius, int8_t tenths)`
- Internal SC function to set a temp sensor alarm.*
- `sc_err_t misc_get_temp (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t *celsius, int8_t *tenths)`
- Internal SC function to get a temp sensor value.*
- `void misc_build_info (sc_rm_pt_t caller_pt, uint32_t *build, uint32_t *commit)`
- Internal SC function to return SCFW build info.*
- `void misc_unique_id (sc_rm_pt_t caller_pt, uint32_t *id_l, uint32_t *id_h)`
- Internal SC function to return the device unique ID.*
- `void misc_get_boot_dev (sc_rm_pt_t caller_pt, sc_rsrc_t *dev)`
- Internal SC function to return the boot device.*
- `sc_err_t misc_get_boot_type (sc_rm_pt_t caller_pt, sc_misc_bt_t *type)`
- Internal SC function to return the boot type.*
- `sc_err_t misc_get_boot_container (sc_rm_pt_t caller_pt, uint8_t *idx)`
- Internal SC function to return the boot container index.*
- `void misc_get_button_status (sc_rm_pt_t caller_pt, sc_bool_t *status)`
- Internal SC function to return the current status of the ON/OFF button.*
- `sc_err_t misc_rompatch_checksum (sc_rm_pt_t caller_pt, uint32_t *checksum)`
- Internal SC function to return the ROM patch checksum.*
- `sc_err_t misc_board_ioctl (sc_rsrc_t mu, uint32_t *parm1, uint32_t *parm2, uint32_t *parm3)`
- Internal SC function to call board IOCTL.*
- `void misc_api_ver (sc_rm_pt_t caller_pt, uint16_t *cl_maj, uint16_t *cl_min, uint16_t *sv_maj, uint16_t *sv_min)`
- Internal SC function to return API version info.*

### 16.23.1 Detailed Description

Module for the Miscellaneous (MISC) service.

### 16.23.2 Function Documentation

16.23.2.1 `sc_misc_set_control()`

```

sc_err_t sc_misc_set_control (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t val )

```

This function sets a miscellaneous control value.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to change
in	<i>val</i>	value to apply to the control

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

16.23.2.2 `sc_misc_get_control()`

```

sc_err_t sc_misc_get_control (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t * val )

```

This function gets a miscellaneous control value.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to get
out	<i>val</i>	pointer to return the control value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

**16.23.2.3 sc\_misc\_set\_max\_dma\_group()**

```
sc_err_t sc_misc_set_max_dma_group (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_misc_dma_group_t max )
```

This function configures the max DMA channel priority group for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>max</i>
in	<i>max</i>	max priority group (0-31)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the affected partition

Valid *max* range is 0-31 with 0 being the lowest and 31 the highest. Default is the max priority group for the parent partition of *pt*.

**16.23.2.4 sc\_misc\_set\_dma\_group()**

```
sc_err_t sc_misc_set_dma_group (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_dma_group_t group )
```

This function configures the priority group for a DMA channel.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	DMA channel resource
in	<i>group</i>	priority group (0-31)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the DMA channel

Valid *group* range is 0-31 with 0 being the lowest and 31 the highest. The max value of *group* is limited by the partition max set using [sc\\_misc\\_set\\_max\\_dma\\_group\(\)](#).

**16.23.2.5 sc\_misc\_debug\_out()**

```
void sc_misc_debug_out (
    sc_ipc_t ipc,
    uint8_t ch )
```

This function is used output a debug character from the SCU UART.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>ch</i>	character to output

**16.23.2.6 sc\_misc\_waveform\_capture()**

```
sc_err_t sc_misc_waveform_capture (
    sc_ipc_t ipc,
    sc_bool_t enable )
```

This function starts/stops emulation waveform capture.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>enable</i>	flag to enable/disable capture

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_UNAVAILABLE if not running on emulation

**16.23.2.7 sc\_misc\_build\_info()**

```
void sc_misc_build_info (
    sc_ipc_t ipc,
    uint32_t * build,
    uint32_t * commit )
```

This function is used to return the SCFW build info.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>build</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

**16.23.2.8 sc\_misc\_api\_ver()**

```
void sc_misc_api_ver (
    sc_ipc_t ipc,
    uint16_t * cl_maj,
    uint16_t * cl_min,
    uint16_t * sv_maj,
    uint16_t * sv_min )
```

This function is used to return the SCFW API versions.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>cl_maj</i>	pointer to return major part of client version
out	<i>cl_min</i>	pointer to return minor part of client version
out	<i>sv_maj</i>	pointer to return major part of SCFW version
out	<i>sv_min</i>	pointer to return minor part of SCFW version

Client version is the version of the API ported to and used by the caller. SCFW version is the version of the SCFW

binary running on the CPU.

Note a major version difference indicates a break in compatibility.

#### 16.23.2.9 sc\_misc\_unique\_id()

```
void sc_misc_unique_id (
    sc_ipc_t ipc,
    uint32_t * id_l,
    uint32_t * id_h )
```

This function is used to return the device's unique ID.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>id_l</i>	pointer to return lower 32-bit of ID [31:0]
out	<i>id_h</i>	pointer to return upper 32-bits of ID [63:32]

#### 16.23.2.10 sc\_misc\_set\_ari()

```
sc_err_t sc_misc_set_ari (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rsrc_t resource_mst,
    uint16_t ari,
    sc_bool_t enable )
```

This function configures the ARI match value for PCIe/SATA resources.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	match resource
in	<i>resource_mst</i>	PCIe/SATA master to match
in	<i>ari</i>	ARI to match
in	<i>enable</i>	enable match or not

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,

- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of the owner of the resource and translation

For PCIe, the ARI is the 16-bit value that includes the bus number, device number, and function number. For SATA, this value includes the FISType and PM\_Port.

#### 16.23.2.11 sc\_misc\_boot\_status()

```
void sc_misc_boot_status (
    sc_ipc_t ipc,
    sc_misc_boot_status_t status )
```

This function reports boot status.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>status</i>	boot status

This is used by SW partitions to report status of boot. This is normally used to report a boot failure.

#### 16.23.2.12 sc\_misc\_boot\_done()

```
sc_err_t sc_misc_boot_done (
    sc_ipc_t ipc,
    sc_rsrc_t cpu )
```

This function tells the SCFW that a CPU is done booting.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>cpu</i>	CPU that is done booting

This is called by early booting CPUs to report they are done with initialization. After starting early CPUs, the SCFW halts the booting process until they are done. During this time, early CPUs can call the SCFW with lower latency as the SCFW is idle.

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the CPU owner



16.23.2.13 `sc_misc_otf_fuse_read()`

```
sc_err_t sc_misc_otf_fuse_read (
    sc_ipc_t ipc,
    uint32_t word,
    uint32_t * val )
```

This function reads a given fuse word index.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
out	<i>val</i>	fuse read value

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_NOACCESS if read operation failed
- SC\_ERR\_LOCKED if read operation is locked

16.23.2.14 `sc_misc_otf_fuse_write()`

```
sc_err_t sc_misc_otf_fuse_write (
    sc_ipc_t ipc,
    uint32_t word,
    uint32_t val )
```

This function writes a given fuse word index.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
in	<i>val</i>	fuse write value

The command is passed as is to SECO. SECO uses part of the *word* parameter to indicate if the fuse should be locked after programming. See the "Write common fuse" section of the SECO API Reference Guide for more info.

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- SC\_ERR\_NOACCESS if write operation failed
- SC\_ERR\_LOCKED if write operation is locked

**16.23.2.15 sc\_misc\_set\_temp()**

```
sc_err_t sc_misc_set_temp (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t celsius,
    int8_t tenths )
```

This function sets a temp sensor alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	alarm to set
in	<i>celsius</i>	whole part of temp to set
in	<i>tenths</i>	fractional part of temp to set

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

This function will enable the alarm interrupt if the temp requested is not the min/max temp. This enable automatically clears when the alarm occurs and this function has to be called again to re-enable.

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- SC\_ERR\_NOACCESS if caller does not own the resource
- SC\_ERR\_NOPOWER if power domain of resource not powered

**16.23.2.16 sc\_misc\_get\_temp()**

```
sc_err_t sc_misc_get_temp (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t * celsius,
    int8_t * tenths )
```

This function gets a temp sensor value.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	value to get (sensor or alarm)
out	<i>celsius</i>	whole part of temp to get
out	<i>tenths</i>	fractional part of temp to get

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if parameters invalid
- SC\_ERR\_BUSY if temp not ready yet (time delay after power on)
- SC\_ERR\_NOPOWER if power domain of resource not powered

**16.23.2.17 sc\_misc\_get\_boot\_dev()**

```
void sc_misc_get_boot_dev (
    sc_ipc_t ipc,
    sc_rsrc_t * dev )
```

This function returns the boot device.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>dev</i>	pointer to return boot device

#### 16.23.2.18 sc\_misc\_get\_boot\_type()

```
sc_err_t sc_misc_get_boot_type (
    sc_ipc_t ipc,
    sc_misc_bt_t * type )
```

This function returns the boot type.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>type</i>	pointer to return boot type

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors code:

- SC\_ERR\_UNAVAILABLE if type not passed by ROM

#### 16.23.2.19 sc\_misc\_get\_boot\_container()

```
sc_err_t sc_misc_get_boot_container (
    sc_ipc_t ipc,
    uint8_t * idx )
```

This function returns the boot container index.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>idx</i>	pointer to return index

Return *idx* = 1 for first container, 2 for second.

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors code:

- SC\_ERR\_UNAVAILABLE if index not passed by ROM

16.23.2.20 `sc_misc_get_button_status()`

```
void sc_misc_get_button_status (
    sc_ipc_t ipc,
    sc_bool_t * status )
```

This function returns the current status of the ON/OFF button.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>status</i>	pointer to return button status

16.23.2.21 `sc_misc_rompatch_checksum()`

```
sc_err_t sc_misc_rompatch_checksum (
    sc_ipc_t ipc,
    uint32_t * checksum )
```

This function returns the ROM patch checksum.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>checksum</i>	pointer to return checksum

## Returns

Returns and error code (SC\_ERR\_NONE = success).

16.23.2.22 `sc_misc_board_ioctl()`

```
sc_err_t sc_misc_board_ioctl (
    sc_ipc_t ipc,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

This function calls the board IOCTL function.

## Parameters

in	<i>ipc</i>	IPC handle
in, out	<i>parm1</i>	pointer to pass parameter 1
in, out	<i>parm2</i>	pointer to pass parameter 2
in, out	<i>parm3</i>	pointer to pass parameter 3

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

**16.23.2.23 misc\_init()**

```
void misc_init (
    sc_bool_t api_phase )
```

Internal SC function to initializes the MISC service.

**Parameters**

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a *api\_phase* = SC\_TRUE, otherwise initializes the HW managed by the MISC service. API must be initialized before anything else is done with the service.

**16.23.2.24 misc\_set\_control()**

```
sc_err_t misc_set_control (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t val )
```

Internal SC function to set a miscellaneous control value.

**See also**

[sc\\_misc\\_set\\_control\(\)](#).

**16.23.2.25 misc\_get\_control()**

```
sc_err_t misc_get_control (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t * val )
```

Internal SC function to get a miscellaneous control value.

**See also**

[sc\\_misc\\_get\\_control\(\)](#).

**16.23.2.26 misc\_set\_ari()**

```
sc_err_t misc_set_ari (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rsrc_t resource_mst,
    uint16_t ari,
    sc_bool_t enable )
```

Internal SC function to configure the ARI translation for PCIe/SATA resources.

See also

[sc\\_misc\\_set\\_ari\(\)](#).

**16.23.2.27 misc\_set\_max\_dma\_group()**

```
sc_err_t misc_set_max_dma_group (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_misc_dma_group_t max )
```

Internal SC function to configure max DMA channel priority group for a partition.

See also

[sc\\_misc\\_set\\_max\\_dma\\_group\(\)](#).

**16.23.2.28 misc\_set\_dma\_group()**

```
sc_err_t misc_set_dma_group (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_dma_group_t group )
```

Internal SC function to configure the priority group for a DMA channel.

See also

[sc\\_misc\\_set\\_dma\\_group\(\)](#).

### 16.23.2.29 misc\_boot\_status()

```
void misc_boot_status (
    sc_rm_pt_t caller_pt,
    sc_misc_boot_status_t status )
```

Internal SC function to report boot status.

See also

[sc\\_misc\\_boot\\_status\(\)](#).

### 16.23.2.30 misc\_boot\_done()

```
sc_err_t misc_boot_done (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t cpu )
```

Internal SC function to report a CPU has finished initialization.

See also

[sc\\_misc\\_boot\\_done\(\)](#).

### 16.23.2.31 misc\_boot\_done\_wait()

```
sc_err_t misc_boot_done_wait (
    sc_rsrc_t cpu )
```

Internal SC function to wait for a CPU to be done booting.

Parameters

in	<i>cpu</i>	CPU to wait for
----	------------	-----------------

Returns

Returns an error code (SC\_ERR\_NONE = success).



**16.23.2.32 misc\_waveform\_capture()**

```
sc_err_t misc_waveform_capture (
    sc_rm_pt_t caller_pt,
    sc_bool_t enable )
```

Internal SC function to start/stop emulation waveform capture.

See also

[sc\\_misc\\_waveform\\_capture\(\)](#).

**16.23.2.33 misc\_debug\_out()**

```
void misc_debug_out (
    sc_rm_pt_t caller_pt,
    uint8_t ch )
```

Internal SC function to output a debug character.

See also

[sc\\_misc\\_debug\\_out\(\)](#).

**16.23.2.34 misc\_otf\_fuse\_read()**

```
sc_err_t misc_otf_fuse_read (
    sc_rm_pt_t caller_pt,
    uint32_t word,
    uint32_t * val )
```

Internal SC function to read otf fuse word.

See also

[sc\\_misc\\_otf\\_fuse\\_read\(\)](#).

### 16.23.2.35 misc\_otf\_fuse\_write()

```
sc_err_t misc_otf_fuse_write (
    sc_rm_pt_t caller_pt,
    uint32_t word,
    uint32_t val )
```

Internal SC function to write otf fuse word.

See also

[sc\\_misc\\_otf\\_fuse\\_write\(\)](#).

### 16.23.2.36 misc\_has\_temp()

```
sc_bool_t misc_has_temp (
    sc_rsrc_t resource )
```

This function reports if a resource has a temp sensor.

Parameters

in	<i>resource</i>	resource to query
----	-----------------	-------------------

Returns

Returns SC\_TRUE if the subsystem containing /a resource has a temp sensor.

### 16.23.2.37 misc\_set\_temp()

```
sc_err_t misc_set_temp (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t celsius,
    int8_t tenths )
```

Internal SC function to set a temp sensor alarm.

See also

[sc\\_misc\\_set\\_temp\(\)](#).

**16.23.2.38 misc\_get\_temp()**

```
sc_err_t misc_get_temp (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t * celsius,
    int8_t * tenths )
```

Internal SC function to get a temp sensor value.

See also

[sc\\_misc\\_get\\_temp\(\)](#).

**16.23.2.39 misc\_build\_info()**

```
void misc_build_info (
    sc_rm_pt_t caller_pt,
    uint32_t * build,
    uint32_t * commit )
```

Internal SC function to return SCFW build info.

See also

[sc\\_misc\\_build\\_info\(\)](#).

**16.23.2.40 misc\_unique\_id()**

```
void misc_unique_id (
    sc_rm_pt_t caller_pt,
    uint32_t * id_l,
    uint32_t * id_h )
```

Internal SC function to return the device unique ID.

See also

[sc\\_misc\\_unique\\_id\(\)](#).

#### 16.23.2.41 misc\_get\_boot\_dev()

```
void misc_get_boot_dev (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t * dev )
```

Internal SC function to return the boot device.

See also

[sc\\_misc\\_get\\_boot\\_dev\(\)](#).

#### 16.23.2.42 misc\_get\_boot\_type()

```
sc_err_t misc_get_boot_type (
    sc_rm_pt_t caller_pt,
    sc_misc_bt_t * type )
```

Internal SC function to return the boot type.

See also

[sc\\_misc\\_get\\_boot\\_type\(\)](#).

#### 16.23.2.43 misc\_get\_boot\_container()

```
sc_err_t misc_get_boot_container (
    sc_rm_pt_t caller_pt,
    uint8_t * idx )
```

Internal SC function to return the boot container index.

See also

[sc\\_misc\\_get\\_boot\\_containere\(\)](#).

#### 16.23.2.44 misc\_get\_button\_status()

```
void misc_get_button_status (
    sc_rm_pt_t caller_pt,
    sc_bool_t * status )
```

Internal SC function to return the current status of the ON/OFF button.

See also

[sc\\_misc\\_get\\_button\\_status\(\)](#).

**16.23.2.45 misc\_rompatch\_checksum()**

```
sc_err_t misc_rompatch_checksum (
    sc_rm_pt_t caller_pt,
    uint32_t * checksum )
```

Internal SC function to return the ROM patch checksum.

See also

[sc\\_misc\\_rompatch\\_checksum\(\)](#).

**16.23.2.46 misc\_board\_ioctl()**

```
sc_err_t misc_board_ioctl (
    sc_rsrc_t mu,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

Internal SC function to call board IOCTL.

See also

[sc\\_misc\\_board\\_ioctl\(\)](#).

**16.23.2.47 misc\_api\_ver()**

```
void misc_api_ver (
    sc_rm_pt_t caller_pt,
    uint16_t * cl_maj,
    uint16_t * cl_min,
    uint16_t * sv_maj,
    uint16_t * sv_min )
```

Internal SC function to return API version info.

See also

[sc\\_misc\\_api\\_ver\(\)](#).

## 16.24 IRQ: Interrupt Service

Module for the Interrupt (IRQ) service.

### Macros

- `#define SC_IRQ_NUM_GROUP 7U`  
*Number of groups.*

### Typedefs

- `typedef uint8_t sc_irq_group_t`  
*This type is used to declare an interrupt group.*
- `typedef uint8_t sc_irq_temp_t`  
*This type is used to declare a bit mask of temp interrupts.*
- `typedef uint8_t sc_irq_wdog_t`  
*This type is used to declare a bit mask of watchdog interrupts.*
- `typedef uint8_t sc_irq_rtc_t`  
*This type is used to declare a bit mask of RTC interrupts.*
- `typedef uint8_t sc_irq_wake_t`  
*This type is used to declare a bit mask of wakeup interrupts.*

### Functions

- `sc_err_t sc_irq_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*This function enables/disables interrupts.*
- `sc_err_t sc_irq_status` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*This function returns the current interrupt status (regardless if masked).*
- `sc_err_t irq_enable` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*Internal SC function to enable/disable interrupts.*
- `sc_err_t irq_status` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*Internal SC function to get and clear interrupt status.*

### Defines for `sc_irq_group_t`

- `#define SC_IRQ_GROUP_TEMP 0U`  
*Temp interrupts.*
- `#define SC_IRQ_GROUP_WDOG 1U`  
*Watchdog interrupts.*
- `#define SC_IRQ_GROUP_RTC 2U`  
*RTC interrupts.*
- `#define SC_IRQ_GROUP_WAKE 3U`  
*Wakeup interrupts.*
- `#define SC_IRQ_GROUP_SYSCTR 4U`  
*System counter interrupts.*
- `#define SC_IRQ_GROUP_REBOOTED 5U`  
*Partition reboot complete.*
- `#define SC_IRQ_GROUP_REBOOT 6U`  
*Partition reboot starting.*

Defines for `sc_irq_temp_t`

- `#define SC_IRQ_TEMP_HIGH (1UL << 0U)`  
*Temp alarm interrupt.*
- `#define SC_IRQ_TEMP_CPU0_HIGH (1UL << 1U)`  
*CPU0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_CPU1_HIGH (1UL << 2U)`  
*CPU1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_GPU0_HIGH (1UL << 3U)`  
*GPU0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_GPU1_HIGH (1UL << 4U)`  
*GPU1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_DRC0_HIGH (1UL << 5U)`  
*DRC0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_DRC1_HIGH (1UL << 6U)`  
*DRC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_VPU_HIGH (1UL << 7U)`  
*DRC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC0_HIGH (1UL << 8U)`  
*PMIC0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC1_HIGH (1UL << 9U)`  
*PMIC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_LOW (1UL << 10U)`  
*Temp alarm interrupt.*
- `#define SC_IRQ_TEMP_CPU0_LOW (1UL << 11U)`  
*CPU0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_CPU1_LOW (1UL << 12U)`  
*CPU1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_GPU0_LOW (1UL << 13U)`  
*GPU0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_GPU1_LOW (1UL << 14U)`  
*GPU1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_DRC0_LOW (1UL << 15U)`  
*DRC0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_DRC1_LOW (1UL << 16U)`  
*DRC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_VPU_LOW (1UL << 17U)`  
*DRC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC0_LOW (1UL << 18U)`  
*PMIC0 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC1_LOW (1UL << 19U)`  
*PMIC1 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC2_HIGH (1UL << 20U)`  
*PMIC2 temp alarm interrupt.*
- `#define SC_IRQ_TEMP_PMIC2_LOW (1UL << 21U)`  
*PMIC2 temp alarm interrupt.*

**Defines for `sc_irq_wdog_t`**

- `#define SC_IRQ_WDOG` (1U << 0U)  
*Watchdog interrupt.*

**Defines for `sc_irq_rtc_t`**

- `#define SC_IRQ_RTC` (1U << 0U)  
*RTC interrupt.*

**Defines for `sc_irq_wake_t`**

- `#define SC_IRQ_BUTTON` (1U << 0U)  
*Button interrupt.*
- `#define SC_IRQ_PAD` (1U << 1U)  
*Pad wakeup.*
- `#define SC_IRQ_USR1` (1U << 2U)  
*User defined 1.*
- `#define SC_IRQ_USR2` (1U << 3U)  
*User defined 2.*
- `#define SC_IRQ_BC_PAD` (1U << 4U)  
*Pad wakeup (broadcast to all partitions)*
- `#define SC_IRQ_SW_WAKE` (1U << 5U)  
*Software requested wake.*
- `#define SC_IRQ_SECVIO` (1U << 6U)  
*Security violation.*

**Defines for `sc_irq_sysctr_t`**

- `#define SC_IRQ_SYSCTR` (1U << 0U)  
*SYSCTR interrupt.*

**16.24.1 Detailed Description**

Module for the Interrupt (IRQ) service.

**16.24.2 Function Documentation****16.24.2.1 `sc_irq_enable()`**

```
sc_err_t sc_irq_enable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t mask,
    sc_bool_t enable )
```

This function enables/disables interrupts.

If pending interrupts are unmasked, an interrupt will be triggered.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	group the interrupts are in
in	<i>mask</i>	mask of interrupts to affect
in	<i>enable</i>	state to change interrupts to

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if group invalid

**16.24.2.2 sc\_irq\_status()**

```
sc_err_t sc_irq_status (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t * status )
```

This function returns the current interrupt status (regardless if masked).

Automatically clears pending interrupts.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	groups the interrupts are in
in	<i>status</i>	status of interrupts

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if group invalid

The returned *status* may show interrupts pending that are currently masked.

### 16.24.2.3 irq\_enable()

```
sc_err_t irq_enable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t mask,
    sc_bool_t enable )
```

Internal SC function to enable/disable interrupts.

See also

sc\_irq\_set\_control().

### 16.24.2.4 irq\_status()

```
sc_err_t irq_status (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t * status )
```

Internal SC function to get and clear interrupt status.

See also

sc\_irq\_get\_control().

## 16.25 PAD: Pad Service

Module for the Pad Control (PAD) service.

### Typedefs

- typedef [uint8\\_t sc\\_pad\\_config\\_t](#)  
*This type is used to declare a pad config.*
- typedef [uint8\\_t sc\\_pad\\_iso\\_t](#)  
*This type is used to declare a pad low-power isolation config.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_dse\\_t](#)  
*This type is used to declare a drive strength.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_ps\\_t](#)  
*This type is used to declare a pull select.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_pus\\_t](#)  
*This type is used to declare a pull-up select.*
- typedef [uint8\\_t sc\\_pad\\_wakeup\\_t](#)  
*This type is used to declare a wakeup mode of a pad.*

### Defines for type widths

- #define [SC\\_PAD\\_MUX\\_W](#) 3U  
*Width of mux parameter.*

### Defines for [sc\\_pad\\_config\\_t](#)

- #define [SC\\_PAD\\_CONFIG\\_NORMAL](#) 0U  
*Normal.*
- #define [SC\\_PAD\\_CONFIG\\_OD](#) 1U  
*Open Drain.*
- #define [SC\\_PAD\\_CONFIG\\_OD\\_IN](#) 2U  
*Open Drain and input.*
- #define [SC\\_PAD\\_CONFIG\\_OUT\\_IN](#) 3U  
*Output and input.*

### Defines for [sc\\_pad\\_iso\\_t](#)

- #define [SC\\_PAD\\_ISO\\_OFF](#) 0U  
*ISO latch is transparent.*
- #define [SC\\_PAD\\_ISO\\_EARLY](#) 1U  
*Follow EARLY\_ISO.*
- #define [SC\\_PAD\\_ISO\\_LATE](#) 2U  
*Follow LATE\_ISO.*
- #define [SC\\_PAD\\_ISO\\_ON](#) 3U  
*ISO latched data is held.*

### Defines for `sc_pad_28fdsoi_dse_t`

- `#define SC_PAD_28FDSOI_DSE_18V_1MA 0U`  
*Drive strength of 1mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_2MA 1U`  
*Drive strength of 2mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_4MA 2U`  
*Drive strength of 4mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_6MA 3U`  
*Drive strength of 6mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_8MA 4U`  
*Drive strength of 8mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_10MA 5U`  
*Drive strength of 10mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_12MA 6U`  
*Drive strength of 12mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_HS 7U`  
*High-speed drive strength for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_33V_2MA 0U`  
*Drive strength of 2mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_4MA 1U`  
*Drive strength of 4mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_8MA 2U`  
*Drive strength of 8mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_12MA 3U`  
*Drive strength of 12mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_DV_HIGH 0U`  
*High drive strength for dual volt.*
- `#define SC_PAD_28FDSOI_DSE_DV_LOW 1U`  
*Low drive strength for dual volt.*

### Defines for `sc_pad_28fdsoi_ps_t`

- `#define SC_PAD_28FDSOI_PS_KEEPER 0U`  
*Bus-keeper (only valid for 1.8v)*
- `#define SC_PAD_28FDSOI_PS_PU 1U`  
*Pull-up.*
- `#define SC_PAD_28FDSOI_PS_PD 2U`  
*Pull-down.*
- `#define SC_PAD_28FDSOI_PS_NONE 3U`  
*No pull (disabled)*

**Defines for `sc_pad_28fdsoi_pus_t`**

- `#define SC_PAD_28FDSOI_PUS_30K_PD 0U`  
*30K pull-down*
- `#define SC_PAD_28FDSOI_PUS_100K_PU 1U`  
*100K pull-up*
- `#define SC_PAD_28FDSOI_PUS_3K_PU 2U`  
*3K pull-up*
- `#define SC_PAD_28FDSOI_PUS_30K_PU 3U`  
*30K pull-up*

**Defines for `sc_pad_wakeup_t`**

- `#define SC_PAD_WAKEUP_OFF 0U`  
*Off.*
- `#define SC_PAD_WAKEUP_CLEAR 1U`  
*Clears pending flag.*
- `#define SC_PAD_WAKEUP_LOW_LVL 4U`  
*Low level.*
- `#define SC_PAD_WAKEUP_FALL_EDGE 5U`  
*Falling edge.*
- `#define SC_PAD_WAKEUP_RISE_EDGE 6U`  
*Rising edge.*
- `#define SC_PAD_WAKEUP_HIGH_LVL 7U`  
*High-level.*

**Generic Functions**

- `sc_err_t sc_pad_set_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`)  
*This function configures the mux settings for a pad.*
- `sc_err_t sc_pad_get_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`)  
*This function gets the mux settings for a pad.*
- `sc_err_t sc_pad_set_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t ctrl`)  
*This function configures the general purpose pad control.*
- `sc_err_t sc_pad_get_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t *ctrl`)  
*This function gets the general purpose pad control.*
- `sc_err_t sc_pad_set_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t wakeup`)  
*This function configures the wakeup mode of the pad.*
- `sc_err_t sc_pad_get_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t *wakeup`)  
*This function gets the wakeup mode of a pad.*
- `sc_err_t sc_pad_set_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`, `uint32_t ctrl`, `sc_pad_wakeup_t wakeup`)  
*This function configures a pad.*
- `sc_err_t sc_pad_get_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`, `uint32_t *ctrl`, `sc_pad_wakeup_t *wakeup`)  
*This function gets a pad's config.*

## SoC Specific Functions

- `sc_err_t sc_pad_set` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t val`)  
*This function configures the settings for a pad.*
- `sc_err_t sc_pad_get` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t *val`)  
*This function gets the settings for a pad.*
- `sc_err_t sc_pad_config` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t val`)  
*This function writes a configuration register.*

## Technology Specific Functions

- `sc_err_t sc_pad_set_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_pad_28fdsoi_ps_t ps`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_pad_28fdsoi_ps_t *ps`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_bool_t hys`, `sc_pad_28fdsoi_pus_t pus`, `sc_bool_t pke`, `sc_bool_t pue`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_bool_t *hys`, `sc_pad_28fdsoi_pus_t *pus`, `sc_bool_t *pke`, `sc_bool_t *pue`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t compen`, `sc_bool_t fastfrz`, `uint8_t rasrcp`, `uint8_t rasrcn`, `sc_bool_t nasrc_sel`, `sc_bool_t psw_ovr`)  
*This function configures the compensation control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *compen`, `sc_bool_t *fastfrz`, `uint8_t *rasrcp`, `uint8_t *rasrcn`, `sc_bool_t *nasrc_sel`, `sc_bool_t *compok`, `uint8_t *nasrc`, `sc_bool_t *psw_ovr`)  
*This function gets the compensation control specific to 28FDSOI.*

## Internal Functions

- void `pad_init` (`sc_bool_t api_phase`)  
*Internal SC function to initialize the PAD service.*
- `sc_err_t pad_set` (`sc_rm_pt_t caller_pt`, `sc_pad_t pad`, `uint32_t val`)  
*Internal SC function to set the pad value.*
- `sc_err_t pad_set_mux` (`sc_rm_pt_t caller_pt`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`)  
*Internal SC function to set the pad mux.*
- void `pad_force_mux` (`sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`)
- `sc_err_t pad_set_gp` (`sc_rm_pt_t caller_pt`, `sc_pad_t pad`, `uint32_t ctrl`)  
*Internal SC function to set the pad control.*
- `sc_err_t pad_set_wakeup` (`sc_rm_pt_t caller_pt`, `sc_pad_t pad`, `sc_pad_wakeup_t wakeup`)  
*Internal SC function to set the pad wakeup control.*
- `sc_err_t pad_set_all` (`sc_rm_pt_t caller_pt`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`, `uint32_t ctrl`, `sc_pad_wakeup_t wakeup`)  
*Internal SC function to configure a pad.*

- `sc_err_t pad_get (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t *val)`  
*Internal SC function to get the pad value.*
- `sc_err_t pad_get_mux (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso)`  
*Internal SC function to get the pad mux.*
- `sc_err_t pad_get_gp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t *ctrl)`  
*Internal SC function to get the pad control.*
- `sc_err_t pad_get_wakeup (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_wakeup_t *wakeup)`  
*Internal SC function to get the pad wakeup control.*
- `sc_err_t pad_get_all (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso, uint32_t *ctrl, sc_pad_wakeup_t *wakeup)`  
*Internal SC function to get a pad's configuration.*
- `sc_err_t pad_set_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_pad_28fdsoi_ps_t ps)`  
*Internal SC function to set the pad control specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_pad_28fdsoi_ps_t *ps)`  
*Internal SC function to get the pad control specific to 28FDSOI.*
- `sc_err_t pad_set_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hyp, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue)`  
*Internal SC function to set the pad control specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_bool_t *hyp, sc_pad_28fdsoi_pus_t *pus, sc_bool_t *pke, sc_bool_t *pue)`  
*Internal SC function to get the pad control specific to 28FDSOI.*
- `sc_err_t pad_set_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t compen, sc_bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr)`  
*Internal SC function to set the pad compensation specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *compen, sc_bool_t *fastfrz, uint8_t *rasrcp, uint8_t *rasrcn, sc_bool_t *nasrc_sel, sc_bool_t *compok, uint8_t *nasrc, sc_bool_t *psw_ovr)`  
*Internal SC function to get the compensation control specific to 28FDSOI.*
- `sc_err_t pad_config (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t val)`  
*Internal SC function to set a config value.*
- `sc_pad_t pad_map_irq (uint8_t irq, uint8_t idx)`  
*Internal function to map pad irq and index to pad resource.*

### 16.25.1 Detailed Description

Module for the Pad Control (PAD) service.

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

Pad functions fall into one of three categories. Generic functions are common to all SoCs and all process technologies. SoC functions are raw low-level functions. Technology-specific functions are specific to the process technology.

The list of pads is SoC specific. Refer to the SoC Pad List for valid pad values. Note that all pads exist on a die but may or may not be brought out by the specific package. Mapping of pads to package pins/balls is documented in the associated Data Sheet. Some pads may not be brought out because the part (die+package) is defeatured and some pads may connect to the substrate in the package.

Some pads (SC\_P\_COMP\_\*) that can be specified are not individual pads but are in fact pad groups. These groups have additional configuration that can be done using the [sc\\_pad\\_set\\_gp\\_28fdsoi\\_comp\(\)](#) function. More info on these can be found in the associated Reference Manual.

Pads are managed as a resource by the Resource Manager (RM). They have assigned owners and only the owners can configure the pads. Some of the pads are reserved for use by the SCFW itself and this can be overridden with the implementation of [board\\_config\\_sc\(\)](#). Additionally, pads may be assigned to various other partitions via the implementation of [board\\_system\\_config\(\)](#).

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

The following SCFW pad code is an example of how to configure pads. In this example, two pads are configured for use by the i.MX8QXP I2C\_0 (ADMA.I2C0). Another dual-voltage pad is configured as SPI\_0 SCK (ADMA.SPI0.SCK).

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an [sc\\_ipc\\_open\(\)](#) and [sc\\_ipc\\_close\(\)](#) function to manage this. The [sc\\_ipc\\_open\(\)](#) takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

```
00001 /* Configure I2C_0 SCL pad */
00002 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00003 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00004
00005 /* Configure I2C_0 SDA pad */
00006 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00007 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00008
00009 /* Configure SPI0 SCK pad (dual-voltage) */
00010 sc_pad_set_mux(ipc, SC_P_SPI0_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
00011 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPI0_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

The first pair of pads in question are MIPI\_CSI0\_GPIO0\_00 (used for SCL) and MIPI\_CSI0\_GPIO0\_01 (used for SDA). I2C\_0 is mux select 1 for both pads.

The first two lines configure the SCL pad. The first configures the SCL pad for mux select 1, and as open-drain with with input. The second configures the drive strength and enables the pull-up.

The last two lines do the same for the SDA pad.

For 28FDSIO single voltage pads, SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH and SC\_PAD\_28FDSOI\_DSE\_DV\_LOW are not valid drive strenths.

```
00000 /* Configure I2C_0 SCL pad */
00001 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00002 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00003
00004 /* Configure I2C_0 SDA pad */
00005 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00006 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
```

The next pad configured is SPI0\_SCK. It is configured as mux select 0. the first line configures the mux select as 0



and normal push-pull. The second line configures the drive strength and no pull-up. Note the drive strength setting is different for this dual voltage pad.

```
00007 /* Configure SPI0 SCK pad (dual-voltage) */
00009 sc_pad_set_mux(ipc, SC_P_SPI0_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
00010 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPI0_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

For 28FDSIO dual voltage pads, only SC\_PAD\_28FDSOI\_DSE\_DV\_HIGH and SC\_PAD\_28FDSOI\_DSE\_DV\_LOW are valid drive strengths.

The voltage of the pad is determined by the supply for the pad group (the VDD\_SPI\_SAI\_1P8\_3P3 pad in this case).

## 16.25.2 Typedef Documentation

### 16.25.2.1 sc\_pad\_config\_t

```
typedef uint8_t sc_pad_config_t
```

This type is used to declare a pad config.

It determines how the output data is driven, pull-up is controlled, and input signal is connected. Normal and OD are typical and only connect the input when the output is not driven. The IN options are less common and force an input connection even when driving the output.

### 16.25.2.2 sc\_pad\_iso\_t

```
typedef uint8_t sc_pad_iso_t
```

This type is used to declare a pad low-power isolation config.

ISO\_LATE is the most common setting. ISO\_EARLY is only used when an output pad is directly determined by another input pad. The other two are only used when SW wants to directly control isolation.

### 16.25.2.3 sc\_pad\_28fdsoi\_dse\_t

```
typedef uint8_t sc_pad_28fdsoi_dse_t
```

This type is used to declare a drive strength.

Note it is specific to 28FDSOI. Also note that valid values depend on the pad type.

### 16.25.2.4 sc\_pad\_28fdsoi\_ps\_t

```
typedef uint8_t sc_pad_28fdsoi_ps_t
```

This type is used to declare a pull select.

Note it is specific to 28FDSOI.

### 16.25.2.5 sc\_pad\_28fdsoi\_pus\_t

```
typedef uint8_t sc_pad_28fdsoi_pus_t
```

This type is used to declare a pull-up select.

Note it is specific to 28FDSOI HSIC pads.

## 16.25.3 Function Documentation

### 16.25.3.1 sc\_pad\_set\_mux()

```
sc_err_t sc_pad_set_mux (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso )
```

This function configures the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

16.25.3.2 `sc_pad_get_mux()`

```

sc_err_t sc_pad_get_mux (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso )

```

This function gets the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

16.25.3.3 `sc_pad_set_gp()`

```

sc_err_t sc_pad_set_gp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t ctrl )

```

This function configures the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>ctrl</i>	control value to set

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.4 sc\_pad\_get\_gp()**

```
sc_err_t sc_pad_get_gp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t * ctrl )
```

This function gets the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>ctrl</i>	pointer to return control value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.5 sc\_pad\_set\_wakeup()**

```
sc_err_t sc_pad_set_wakeup (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_wakeup_t wakeup )
```

This function configures the wakeup mode of the pad.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>wakeup</i>	wakeup to set

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.6 sc\_pad\_get\_wakeup()**

```
sc_err_t sc_pad_get_wakeup (  
    sc_ipc_t ipc,  
    sc_pad_t pad,  
    sc_pad_wakeup_t * wakeup )
```

This function gets the wakeup mode of a pad.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>wakeup</i>	pointer to return wakeup

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

### 16.25.3.7 sc\_pad\_set\_all()

```
sc_err_t sc_pad_set_all (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso,
    uint32_t ctrl,
    sc_pad_wakeup_t wakeup )
```

This function configures a pad.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode
in	<i>ctrl</i>	control value
in	<i>wakeup</i>	wakeup to set

#### See also

[sc\\_pad\\_set\\_mux\(\)](#).

[sc\\_pad\\_set\\_gp\(\)](#).

#### Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

### 16.25.3.8 sc\_pad\_get\_all()

```
sc_err_t sc_pad_get_all (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso,
    uint32_t * ctrl,
    sc_pad_wakeup_t * wakeup )
```

This function gets a pad's config.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode
out	<i>ctrl</i>	pointer to return control value
out	<i>wakeup</i>	pointer to return wakeup to set

**See also**

[sc\\_pad\\_set\\_mux\(\)](#).

[sc\\_pad\\_set\\_gp\(\)](#).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Refer to the SoC Pad List for valid pad values.

**16.25.3.9 sc\_pad\_set()**

```
sc_err_t sc_pad_set (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t val )
```

This function configures the settings for a pad.

This setting is SoC specific.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>val</i>	value to set

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.10 sc\_pad\_get()**

```
sc_err_t sc_pad_get (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t * val )
```

This function gets the settings for a pad.

This setting is SoC specific.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>val</i>	pointer to return setting

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.11 sc\_pad\_config()**

```
sc_err_t sc_pad_config (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t val )
```

This function writes a configuration register.

This setting is SoC specific.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>val</i>	value to set

Use to configure various HSIC and NAND congiruation settings.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

**16.25.3.12 sc\_pad\_set\_gp\_28fdsoi()**

```
sc_err_t sc_pad_set_gp_28fdsoi (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_pad_28fdsoi_ps_t ps )
```

This function configures the pad control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>ps</i>	pull select

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

### 16.25.3.13 sc\_pad\_get\_gp\_28fdsoi()

```
sc_err_t sc_pad_get_gp_28fdsoi (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_pad_28fdsoi_ps_t * ps )
```

This function gets the pad control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>ps</i>	pointer to return pull select

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

### 16.25.3.14 sc\_pad\_set\_gp\_28fdsoi\_hsic()

```
sc_err_t sc_pad_set_gp_28fdsoi_hsic (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_bool_t hys,
    sc_pad_28fdsoi_pus_t pus,
    sc_bool_t pke,
    sc_bool_t pue )
```

This function configures the pad control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>hys</i>	hysteresis
in	<i>pus</i>	pull-up select
in	<i>pke</i>	pull keeper enable
in	<i>pue</i>	pull-up enable

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

**16.25.3.15 sc\_pad\_get\_gp\_28fdsoi\_hsic()**

```
sc_err_t sc_pad_get_gp_28fdsoi_hsic (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_bool_t * hys,
    sc_pad_28fdsoi_pus_t * pus,
    sc_bool_t * pke,
    sc_bool_t * pue )
```

This function gets the pad control specific to 28FDSOI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>hys</i>	pointer to return hysteresis
out	<i>pus</i>	pointer to return pull-up select
out	<i>pke</i>	pointer to return pull keeper enable
out	<i>pue</i>	pointer to return pull-up enable

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

### 16.25.3.16 sc\_pad\_set\_gp\_28fdsoi\_comp()

```
sc_err_t sc_pad_set_gp_28fdsoi_comp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t compen,
    sc_bool_t fastfrz,
    uint8_t rasrcp,
    uint8_t rasrcn,
    sc_bool_t nasrc_sel,
    sc_bool_t psw_ovr )
```

This function configures the compensation control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>compen</i>	compensation/freeze mode
in	<i>fastfrz</i>	fast freeze
in	<i>rasrcp</i>	compensation code for PMOS
in	<i>rasrcn</i>	compensation code for NMOS
in	<i>nasrc_sel</i>	NASRC read select
in	<i>psw_ovr</i>	2.5v override

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

Note *psw\_ovr* is only applicable to pads supporting 2.5 volt operation (e.g. some Ethernet pads).

### 16.25.3.17 sc\_pad\_get\_gp\_28fdsoi\_comp()

```
sc_err_t sc_pad_get_gp_28fdsoi_comp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * compen,
    sc_bool_t * fastfrz,
    uint8_t * rasrcp,
```

```

uint8_t * rasrcn,
sc_bool_t * nasrc_sel,
sc_bool_t * compok,
uint8_t * nasrc,
sc_bool_t * psw_ovr )

```

This function gets the compensation control specific to 28FDSOI.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>compen</i>	pointer to return compensation/freeze mode
out	<i>fastfrz</i>	pointer to return fast freeze
out	<i>rasrcp</i>	pointer to return compensation code for PMOS
out	<i>rasrcn</i>	pointer to return compensation code for NMOS
out	<i>nasrc_sel</i>	pointer to return NASRC read select
out	<i>compok</i>	pointer to return compensation status
out	<i>nasrc</i>	pointer to return NASRCP/NASRCN
out	<i>psw_ovr</i>	pointer to return the 2.5v override

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner,
- SC\_ERR\_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

#### 16.25.3.18 pad\_init()

```

void pad_init (
    sc_bool_t api_phase )

```

Internal SC function to initializes the PAD service.

#### Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a api\_phase = SC\_TRUE, otherwise initializes the HW managed by the PAD service. API must be

initialized before anything else is done with the service.

#### 16.25.3.19 pad\_set()

```
sc_err_t pad_set (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t val )
```

Internal SC function to set the pad value.

See also

[sc\\_pad\\_set\(\)](#).

#### 16.25.3.20 pad\_set\_mux()

```
sc_err_t pad_set_mux (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso )
```

Internal SC function to set the pad mux.

See also

[sc\\_pad\\_set\\_mux\(\)](#).

#### 16.25.3.21 pad\_set\_gp()

```
sc_err_t pad_set_gp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t ctrl )
```

Internal SC function to set the pad control.

See also

[sc\\_pad\\_set\\_gp\(\)](#).

### 16.25.3.22 pad\_set\_wakeup()

```
sc_err_t pad_set_wakeup (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_wakeup_t wakeup )
```

Internal SC function to set the pad wakeup control.

See also

[sc\\_pad\\_set\\_wakeup\(\)](#).

### 16.25.3.23 pad\_set\_all()

```
sc_err_t pad_set_all (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso,
    uint32_t ctrl,
    sc_pad_wakeup_t wakeup )
```

Internal SC function to configure a pad.

See also

[sc\\_pad\\_set\\_all\(\)](#).

### 16.25.3.24 pad\_get()

```
sc_err_t pad_get (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t * val )
```

Internal SC function to get the pad value.

See also

[sc\\_pad\\_get\(\)](#).

### 16.25.3.25 pad\_get\_mux()

```
sc_err_t pad_get_mux (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso )
```

Internal SC function to get the pad mux.

See also

[sc\\_pad\\_get\\_mux\(\)](#).

### 16.25.3.26 pad\_get\_gp()

```
sc_err_t pad_get_gp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t * ctrl )
```

Internal SC function to get the pad control.

See also

[sc\\_pad\\_get\\_gp\(\)](#).

### 16.25.3.27 pad\_get\_wakeup()

```
sc_err_t pad_get_wakeup (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_wakeup_t * wakeup )
```

Internal SC function to get the pad wakeup control.

See also

[sc\\_pad\\_get\\_wakeup\(\)](#).



**16.25.3.28 pad\_get\_all()**

```
sc_err_t pad_get_all (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso,
    uint32_t * ctrl,
    sc_pad_wakeup_t * wakeup )
```

Internal SC function to get a pad's configuration.

See also

[sc\\_pad\\_get\\_all\(\)](#).

**16.25.3.29 pad\_set\_gp\_28fdsoi()**

```
sc_err_t pad_set_gp_28fdsoi (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_pad_28fdsoi_ps_t ps )
```

Internal SC function to set the pad control specific to 28FDSOI.

See also

[sc\\_pad\\_set\\_gp\\_28fdsoi\(\)](#).

Examples

[board.c](#).

**16.25.3.30 pad\_get\_gp\_28fdsoi()**

```
sc_err_t pad_get_gp_28fdsoi (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_pad_28fdsoi_ps_t * ps )
```

Internal SC function to get the pad control specific to 28FDSOI.

See also

[sc\\_pad\\_get\\_gp\\_28fdsoi\(\)](#).

**16.25.3.31 pad\_set\_gp\_28fdsoi\_hsic()**

```
sc_err_t pad_set_gp_28fdsoi_hsic (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_bool_t hyp,
    sc_pad_28fdsoi_pus_t pus,
    sc_bool_t pke,
    sc_bool_t pue )
```

Internal SC function to set the pad control specific to 28FDSOI.

See also

[sc\\_pad\\_set\\_gp\\_28fdsoi\\_hsic\(\)](#).

**16.25.3.32 pad\_get\_gp\_28fdsoi\_hsic()**

```
sc_err_t pad_get_gp_28fdsoi_hsic (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_bool_t * hyp,
    sc_pad_28fdsoi_pus_t * pus,
    sc_bool_t * pke,
    sc_bool_t * pue )
```

Internal SC function to get the pad control specific to 28FDSOI.

See also

[sc\\_pad\\_get\\_gp\\_28fdsoi\\_hsic\(\)](#).

**16.25.3.33 pad\_set\_gp\_28fdsoi\_comp()**

```
sc_err_t pad_set_gp_28fdsoi_comp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t compen,
    sc_bool_t fastfrz,
    uint8_t rasrcp,
    uint8_t rasrcn,
    sc_bool_t nasrc_sel,
    sc_bool_t psw_ovr )
```

Internal SC function to set the pad compensation specific to 28FDSOI.

See also

[sc\\_pad\\_set\\_gp\\_28fdsoi\\_comp\(\)](#).

16.25.3.34 `pad_get_gp_28fdsoi_comp()`

```

sc_err_t pad_get_gp_28fdsoi_comp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * compen,
    sc_bool_t * fastfrz,
    uint8_t * rasrcp,
    uint8_t * rasrcn,
    sc_bool_t * nasrc_sel,
    sc_bool_t * compok,
    uint8_t * nasrc,
    sc_bool_t * psw_ovr )

```

Internal SC function to get the compensation control specific to 28FDSOI.

See also

[sc\\_pad\\_get\\_gp\\_28fdsoi\\_comp\(\)](#).

16.25.3.35 `pad_config()`

```

sc_err_t pad_config (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t val )

```

Internal SC function to set a config value.

See also

[sc\\_pad\\_config\(\)](#).

16.25.3.36 `pad_map_irq()`

```

sc_pad_t pad_map_irq (
    uint8_t irq,
    uint8_t idx )

```

Internal function to map pad irq and index to pad resource.

Parameters

in	<i>irq</i>	irq of pad
out	<i>idx</i>	index within irq

**Returns**

Returns the pad mapping.

If invalid irq or idx then return is  $\geq$  SC\_NUM\_PAD.

## 16.26 PM: Power Management Service

Module for the Power Management (PM) service.

### Typedefs

- typedef [uint8\\_t sc\\_pm\\_power\\_mode\\_t](#)  
*This type is used to declare a power mode.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_t](#)  
*This type is used to declare a clock.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_parent\\_t](#)  
*This type is used to declare the clock parent.*
- typedef [uint32\\_t sc\\_pm\\_clock\\_rate\\_t](#)  
*This type is used to declare clock rates.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_type\\_t](#)  
*This type is used to declare a desired reset type.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_reason\\_t](#)  
*This type is used to declare a reason for a reset.*
- typedef [uint8\\_t sc\\_pm\\_sys\\_if\\_t](#)  
*This type is used to specify a system-level interface to be power managed.*
- typedef [uint8\\_t sc\\_pm\\_wake\\_src\\_t](#)  
*This type is used to specify a wake source for CPU resources.*

### Defines for type widths

- #define [SC\\_PM\\_POWER\\_MODE\\_W](#) 2U  
*Width of [sc\\_pm\\_power\\_mode\\_t](#).*
- #define [SC\\_PM\\_CLOCK\\_MODE\\_W](#) 3U  
*Width of [sc\\_pm\\_clock\\_mode\\_t](#).*
- #define [SC\\_PM\\_RESET\\_TYPE\\_W](#) 2U  
*Width of [sc\\_pm\\_reset\\_type\\_t](#).*
- #define [SC\\_PM\\_RESET\\_REASON\\_W](#) 4U  
*Width of [sc\\_pm\\_reset\\_reason\\_t](#).*

### Defines for ALL parameters

- #define [SC\\_PM\\_CLK\\_ALL](#) (([sc\\_pm\\_clk\\_t](#)) UINT8\_MAX)  
*All clocks.*

### Defines for [sc\\_pm\\_power\\_mode\\_t](#)

- #define [SC\\_PM\\_PW\\_MODE\\_OFF](#) 0U  
*Power off.*
- #define [SC\\_PM\\_PW\\_MODE\\_STBY](#) 1U  
*Power in standby.*
- #define [SC\\_PM\\_PW\\_MODE\\_LP](#) 2U  
*Power in low-power.*
- #define [SC\\_PM\\_PW\\_MODE\\_ON](#) 3U  
*Power on.*

### Defines for `sc_pm_clk_t`

- `#define SC_PM_CLK_SLV_BUS 0U`  
*Slave bus clock.*
- `#define SC_PM_CLK_MST_BUS 1U`  
*Master bus clock.*
- `#define SC_PM_CLK_PER 2U`  
*Peripheral clock.*
- `#define SC_PM_CLK_PHY 3U`  
*Phy clock.*
- `#define SC_PM_CLK_MISC 4U`  
*Misc clock.*
- `#define SC_PM_CLK_MISC0 0U`  
*Misc 0 clock.*
- `#define SC_PM_CLK_MISC1 1U`  
*Misc 1 clock.*
- `#define SC_PM_CLK_MISC2 2U`  
*Misc 2 clock.*
- `#define SC_PM_CLK_MISC3 3U`  
*Misc 3 clock.*
- `#define SC_PM_CLK_MISC4 4U`  
*Misc 4 clock.*
- `#define SC_PM_CLK_CPU 2U`  
*CPU clock.*
- `#define SC_PM_CLK_PLL 4U`  
*PLL.*
- `#define SC_PM_CLK_BYPASS 4U`  
*Bypass clock.*

### Defines for `sc_pm_clk_parent_t`

- `#define SC_PM_PARENT_XTAL 0U`  
*Parent is XTAL.*
- `#define SC_PM_PARENT_PLL0 1U`  
*Parent is PLL0.*
- `#define SC_PM_PARENT_PLL1 2U`  
*Parent is PLL1 or PLL0/2.*
- `#define SC_PM_PARENT_PLL2 3U`  
*Parent in PLL2 or PLL0/4.*
- `#define SC_PM_PARENT_BYPS 4U`  
*Parent is a bypass clock.*

**Defines for `sc_pm_reset_type_t`**

- #define `SC_PM_RESET_TYPE_COLD` 0U  
*Cold reset.*
- #define `SC_PM_RESET_TYPE_WARM` 1U  
*Warm reset.*
- #define `SC_PM_RESET_TYPE_BOARD` 2U  
*Board reset.*

**Defines for `sc_pm_reset_reason_t`**

- #define `SC_PM_RESET_REASON_POR` 0U  
*Power on reset.*
- #define `SC_PM_RESET_REASON_JTAG` 1U  
*JTAG reset.*
- #define `SC_PM_RESET_REASON_SW` 2U  
*Software reset.*
- #define `SC_PM_RESET_REASON_WDOG` 3U  
*Partition watchdog reset.*
- #define `SC_PM_RESET_REASON_LOCKUP` 4U  
*SCU lockup reset.*
- #define `SC_PM_RESET_REASON_SNVS` 5U  
*SNVS reset.*
- #define `SC_PM_RESET_REASON_TEMP` 6U  
*Temp panic reset.*
- #define `SC_PM_RESET_REASON_MSI` 7U  
*MSI reset.*
- #define `SC_PM_RESET_REASON_UECC` 8U  
*ECC reset.*
- #define `SC_PM_RESET_REASON_SCFW_WDOG` 9U  
*SCFW watchdog reset.*
- #define `SC_PM_RESET_REASON_ROM_WDOG` 10U  
*SCU ROM watchdog reset.*
- #define `SC_PM_RESET_REASON_SECO` 11U  
*SECO reset.*
- #define `SC_PM_RESET_REASON_SCFW_FAULT` 12U  
*SCFW fault reset.*
- #define `SC_PM_RESET_REASON_V2X_DEBUG` 13U  
*V2X debug switch.*

**Defines for `sc_pm_sys_if_t`**

- #define `SC_PM_SYS_IF_INTERCONNECT` 0U  
*System interconnect.*
- #define `SC_PM_SYS_IF_MU` 1U  
*AP -> SCU message units.*
- #define `SC_PM_SYS_IF_OCMEM` 2U  
*On-chip memory (ROM/OCRAM)*
- #define `SC_PM_SYS_IF_DDR` 3U  
*DDR memory.*

## Defines for `sc_pm_wake_src_t`

- `#define SC_PM_WAKE_SRC_NONE 0U`  
*No wake source, used for self-kill.*
- `#define SC_PM_WAKE_SRC_SCU 1U`  
*Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)*
- `#define SC_PM_WAKE_SRC_IRQSTEER 2U`  
*Wakeup from IRQSTEER to resume CPU (GIC powered down)*
- `#define SC_PM_WAKE_SRC_IRQSTEER_GIC 3U`  
*Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)*
- `#define SC_PM_WAKE_SRC_GIC 4U`  
*Wakeup from GIC to wake CPU.*

## Power Functions

- `sc_err_t sc_pm_set_sys_power_mode (sc_ipc_t ipc, sc_pm_power_mode_t mode)`  
*This function sets the system power mode.*
- `sc_err_t sc_pm_set_partition_power_mode (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode)`  
*This function sets the power mode of a partition.*
- `sc_err_t sc_pm_get_sys_power_mode (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)`  
*This function gets the power mode of a partition.*
- `sc_err_t sc_pm_partition_wake (sc_ipc_t ipc, sc_rm_pt_t pt)`  
*This function sends a wake interrupt to a partition.*
- `sc_err_t sc_pm_set_resource_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)`  
*This function sets the power mode of a resource.*
- `sc_err_t sc_pm_set_resource_power_mode_all (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude)`  
*This function sets the power mode for all the resources owned by a child partition.*
- `sc_err_t sc_pm_get_resource_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t *mode)`  
*This function gets the power mode of a resource.*
- `sc_err_t sc_pm_req_low_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)`  
*This function specifies the low power mode some of the resources can enter based on their state.*
- `sc_err_t sc_pm_req_cpu_low_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src)`  
*This function requests low-power mode entry for CPU/cluster resources.*
- `sc_err_t sc_pm_set_cpu_resume_addr (sc_ipc_t ipc, sc_rsrc_t resource, sc_faddr_t address)`  
*This function is used to set the resume address of a CPU.*
- `sc_err_t sc_pm_set_cpu_resume (sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)`  
*This function is used to set parameters for CPU resume from low-power mode.*
- `sc_err_t sc_pm_req_sys_if_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm)`  
*This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.*



## Clock/PLL Functions

- `sc_err_t sc_pm_set_clock_rate` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*This function sets the rate of a resource's clock/PLL.*
- `sc_err_t sc_pm_get_clock_rate` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*This function gets the rate of a resource's clock/PLL.*
- `sc_err_t sc_pm_clock_enable` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable, `sc_bool_t` autog)  
*This function enables/disables a resource's clock.*
- `sc_err_t sc_pm_set_clock_parent` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` parent)  
*This function sets the parent of a resource's clock.*
- `sc_err_t sc_pm_get_clock_parent` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` \*parent)  
*This function gets the parent of a resource's clock.*

## Reset Functions

- `sc_err_t sc_pm_reset` (`sc_ipc_t` ipc, `sc_pm_reset_type_t` type)  
*This function is used to reset the system.*
- `sc_err_t sc_pm_reset_reason` (`sc_ipc_t` ipc, `sc_pm_reset_reason_t` \*reason)  
*This function gets a caller's reset reason.*
- `sc_err_t sc_pm_get_reset_part` (`sc_ipc_t` ipc, `sc_rm_pt_t` \*pt)  
*This function gets the partition that caused a reset.*
- `sc_err_t sc_pm_boot` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)  
*This function is used to boot a partition.*
- `sc_err_t sc_pm_set_boot_parm` (`sc_ipc_t` ipc, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)  
*This function is used to change the boot parameters for a partition.*
- `void sc_pm_reboot` (`sc_ipc_t` ipc, `sc_pm_reset_type_t` type)  
*This function is used to reboot the caller's partition.*
- `sc_err_t sc_pm_reboot_partition` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type)  
*This function is used to reboot a partition.*
- `sc_err_t sc_pm_reboot_continue` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt)  
*This function is used to continue the reboot a partition.*
- `sc_err_t sc_pm_cpu_start` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_bool_t` enable, `sc_faddr_t` address)  
*This function is used to start/stop a CPU.*
- `void sc_pm_cpu_reset` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_faddr_t` address)  
*This function is used to reset a CPU.*
- `sc_err_t sc_pm_resource_reset` (`sc_ipc_t` ipc, `sc_rsrc_t` resource)  
*This function is used to reset a peripheral.*
- `sc_bool_t sc_pm_is_partition_started` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt)  
*This function returns a bool indicating if a partition was started.*

## Internal Functions

- void **pm\_set\_booted** (sc\_rm\_pt\_t pt, sc\_bool\_t booted)
- sc\_bool\_t **pm\_get\_booted** (sc\_rm\_pt\_t pt)
- void **pm\_init** (sc\_bool\_t api\_phase)  
*Internal SC function to initialize the PM service.*
- void **pm\_init\_part** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt)  
*This function initializes a new partition.*
- sc\_err\_t **pm\_set\_sys\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to set the power mode of the system.*
- sc\_err\_t **pm\_set\_partition\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to set the power mode of a partition.*
- sc\_err\_t **pm\_update\_partition\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode)  
*Internal function to update the power mode of a partition.*
- sc\_err\_t **pm\_partition\_wake** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt)  
*Internal SC function to send wake interrupt to a partition.*
- sc\_err\_t **pm\_get\_sys\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t \*mode)  
*Internal SC function to get the power mode of a partition.*
- void **pm\_update\_ridx** (sc\_rm\_idx\_t idx)  
*Internal SC function to update the power state of a resource.*
- sc\_bool\_t **pm\_is\_resource\_accessible** (sc\_rsrc\_t resource)  
*Internal SC function to get the functional state of a resource.*
- void **pm\_init\_rsrc\_power\_mode** (sc\_rsrc\_t rsrc, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to init the power mode of a resource just after ROM boot.*
- sc\_err\_t **pm\_set\_resource\_power\_mode** (sc\_rsrc\_t mu, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to set the power mode of a resource.*
- sc\_err\_t **pm\_set\_resource\_power\_mode\_all** (sc\_rm\_pt\_t caller\_pt, sc\_rm\_pt\_t pt, sc\_pm\_power\_mode\_t mode, sc\_rsrc\_t exclude)  
*Internal SC function to set power mode for all resources in a child partition.*
- void **pm\_set\_rsrc\_power\_mode** (sc\_rm\_idx\_t idx, sc\_pm\_power\_mode\_t mode)  
*This function sets the power mode of a resource index.*
- void **pm\_update\_rsrc\_power\_mode** (sc\_rm\_idx\_t idx, sc\_pm\_power\_mode\_t mode)  
*This function updates the power mode of a resource index.*
- sc\_err\_t **pm\_force\_resource\_power\_mode** (sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to force the power mode of a resource.*
- void **pm\_force\_resource\_power\_mode\_v** (sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to force the power mode of a resource.*
- sc\_err\_t **pm\_get\_resource\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t \*mode)  
*Internal SC function to get the power mode of a resource.*
- void **pm\_get\_rsrc\_power\_mode** (sc\_rm\_idx\_t idx, sc\_pm\_power\_mode\_t \*mode)  
*This function gets the power mode of a resource index.*
- void **pm\_get\_active\_rsrc\_power\_mode** (sc\_rm\_idx\_t idx, sc\_pm\_power\_mode\_t \*mode)  
*This function gets the active power mode of a resource index.*
- sc\_err\_t **pm\_req\_low\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode)  
*Internal SC function to request the power mode a resource can enter in some low power conditions.*
- sc\_err\_t **pm\_req\_cpu\_low\_power\_mode** (sc\_rm\_pt\_t caller\_pt, sc\_rsrc\_t resource, sc\_pm\_power\_mode\_t mode, sc\_pm\_wake\_src\_t wake\_src)

*Internal SC function to request low-power mode for a CPU.*

- `sc_err_t pm_set_cpu_resume_addr (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_faddr_t address)`

*Internal SC function to set the resume address of a CPU.*

- `sc_err_t pm_set_cpu_resume (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)`

*Internal SC function to set the resume parameters of a CPU.*

- `sc_err_t pm_req_sys_if_power_mode (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm)`

*Internal SC function to request power mode for system-level interfaces.*

- `sc_err_t pm_set_clock_rate (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)`

*Internal SC function to set the rate of a resource's clock/PLL.*

- `sc_err_t pm_get_clock_rate (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)`

*Internal SC function to get the rate of a resource's clock/PLL.*

- `sc_err_t pm_clock_enable (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_bool_t enable, sc_bool_t autog)`

*Internal SC function to enable/disable a resource's clock.*

- `void pm_force_clock_enable (sc_rsrc_t resource, sc_pm_clk_t clk, sc_bool_t enable)`

*Internal SC function to force a resource's clock to be enabled.*

- `sc_err_t pm_set_clock_parent (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clk_parent_t parent)`

*Internal SC function to set a clock parent.*

- `sc_err_t pm_get_clock_parent (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clk_parent_t *parent)`

*Internal SC function to get a clock parent.*

- `sc_err_t pm_boot (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev)`

*Internal SC function to boot a partition.*

- `sc_err_t pm_set_boot_parm (sc_rm_pt_t caller_pt, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev)`

*Internal SC function to set a partition's boot parameters.*

- `void pm_reboot (sc_rm_pt_t caller_pt, sc_pm_reset_type_t type)`

*Internal SC function to reboot the caller's partition.*

- `sc_err_t pm_reset_reason (sc_rm_pt_t caller_pt, sc_pm_reset_reason_t *reason)`

*Internal SC function to get the reset reason.*

- `sc_err_t pm_get_reset_part (sc_rm_pt_t caller_pt, sc_rm_pt_t *pt)`

*Internal SC function to get the partition that caused a reset.*

- `sc_err_t pm_cpu_start (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t enable, sc_faddr_t address)`

*Internal SC function to start/stop a CPU.*

- `void pm_cpu_reset (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_faddr_t address)`

*Internal SC function to reset a CPU.*

- `sc_err_t pm_resource_reset (sc_rsrc_t mu, sc_rsrc_t resource)`

*Internal SC function to reset a resource.*

- `sc_err_t pm_reboot_partition (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_reset_type_t type)`

*Internal SC function to reboot a partition.*

- `sc_err_t pm_reboot_continue (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`

*Internal SC function to continue reboot.*

- `void pm_reboot_continue_all (void)`

*Internal SC function to force the continue of all reboots.*

- `sc_err_t pm_reset (sc_rm_pt_t caller_pt, sc_pm_reset_type_t type)`

*Internal SC function to reset the system.*

- `sc_err_t pm_reboot_part (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_reset_type_t type, sc_pm_reset_reason_t reason, sc_pm_power_mode_t mode)`

*Internal SC function used to reboot a partition.*

- `sc_bool_t pm_is_partition_started (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`

*Internal SC function to get boolean indicating that a partition was started.*

### 16.26.1 Detailed Description

Module for the Power Management (PM) service.

The following SCFW PM code is an example of how to configure the power and clocking of a UART. All resources MUST be powered on before accessing.

The `ipc` parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an `sc_ipc_open()` and `sc_ipc_close()` function to manage this. The `sc_ipc_open()` takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Refer to the SoC-specific RESOURCES for a list of resources. Refer to the SoC-specific CLOCKS for a list of clocks.

```
00001 sc_pm_clock_rate_t rate = SC_160MHZ;
00002
00003 /* Powerup UART 0 */
00004 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
00005
00006 /* Configure UART 0 baud clock */
00007 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
00008
00009 /* Enable UART 0 clock */
00010 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

First, a variable is declared to hold the rate to request and return for the UART peripheral clock. Note this is the baud clock going into the UART which is then further divided within the UART itself.

```
00000 sc_pm_clock_rate_t rate = SC_160MHZ;
```

Then change the power state of the UART to the ON state.

```
00001 /* Powerup UART 0 */
00003 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
```

Then configure the UART peripheral clock. Note that due to hardware limitation, the exact rate may not be what is requested. The rate is guaranteed to not be greater than the requested rate. The actual rate is returned in the variable. The actual rate should be used when configuring the UART IP. Note that 160MHz is used as that can be divided by the UART to hit all the common UART rates within required error. Other frequencies may have issues and the caller needs to calculate the baud clock error rate. See the UART section of the SoC RM.

```
00004 /* Configure UART 0 baud clock */
00006 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
```

Then enable the clock.

```
00007 /* Enable UART 0 clock */
00009 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

At this point, the UART IP can be configured and used.

### 16.26.2 Typedef Documentation

#### 16.26.2.1 sc\_pm\_power\_mode\_t

```
typedef uint8_t sc_pm_power_mode_t
```

This type is used to declare a power mode.

Note resources only use SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON. The other modes are used only as system power modes.

### 16.26.3 Function Documentation

#### 16.26.3.1 sc\_pm\_set\_sys\_power\_mode()

```
sc_err_t sc_pm_set_sys_power_mode (
    sc_ipc_t ipc,
    sc_pm_power_mode_t mode )
```

This function sets the system power mode.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	power mode to apply

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid mode,
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access

See also

[sc\\_pm\\_set\\_sys\\_power\\_mode\(\)](#).

### 16.26.3.2 `sc_pm_set_partition_power_mode()`

```
sc_err_t sc_pm_set_partition_power_mode (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
in	<i>mode</i>	power mode to apply

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition or mode != SC\_PM\_PW\_MODE\_OFF,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of *pt*

This function can only be used to turn off a partition by calling with mode equal to SC\_PM\_PW\_MODE\_OFF. After turning off, the partition can be booted with [sc\\_pm\\_reboot\\_partition\(\)](#) or [sc\\_pm\\_boot\(\)](#). It cannot be used to turn off the calling partition as the MU could not return the an error response.

For dynamic power management of a partition, use [sc\\_pm\\_req\\_low\\_power\\_mode\(\)](#), [sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode\(\)](#), and [sc\\_pm\\_req\\_sys\\_if\\_power\\_mode\(\)](#) with a WFI for controlled power state transitions.

### 16.26.3.3 `sc_pm_get_sys_power_mode()`

```
sc_err_t sc_pm_get_sys_power_mode (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
out	<i>mode</i>	pointer to return power mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid partition

**16.26.3.4 sc\_pm\_partition\_wake()**

```
sc_err_t sc_pm_partition_wake (  
    sc_ipc_t ipc,  
    sc_rm_pt_t pt )
```

This function sends a wake interrupt to a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to wake

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

An SC\_IRQ\_SW\_WAKE interrupt is sent to all MUs owned by the partition that have this interrupt enabled. The CPU using an MU will exit a low-power state to service the MU interrupt.

**Return errors:**

- SC\_ERR\_PARM if invalid partition

**16.26.3.5 sc\_pm\_set\_resource\_power\_mode()**

```
sc_err_t sc_pm_set_resource_power_mode (  
    sc_ipc_t ipc,  
    sc_rsrc_t resource,  
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or mode,
- SC\_ERR\_PARM if resource is the MU used to make the call,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner

Resources must be at SC\_PM\_PW\_MODE\_LP mode or higher to access them, otherwise the master will get a bus error or hang.

Note some resources are still not accessible even when powered up if bus transactions go through a fabric not powered up. Examples of this are resources in display and capture subsystems which require the display controller or the imaging subsystem to be powered up first.

Note that resources are grouped into power domains by the underlying hardware. If any resource in the domain is on, the entire power domain will be on. Other power domains required to access the resource will also be turned on. Bus clocks required to access the peripheral will be turned on. Refer to the SoC RM for more info on power domains and access infrastructure (bus fabrics, clock domains, etc.).

When the resource transitions to the SC\_PM\_PW\_MODE\_OFF, all of the settings, including clock rate, will be lost; immaterial of the state of other resources in the same power domain.

**16.26.3.6 sc\_pm\_set\_resource\_power\_mode\_all()**

```
sc_err_t sc_pm_set_resource_power_mode_all (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode,
    sc_rsrc_t exclude )
```

This function sets the power mode for all the resources owned by a child partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of child partition
in	<i>mode</i>	power mode to apply
in	<i>exclude</i>	resource to exclude



**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid partition or mode,
- SC\_ERR\_NOACCESS if caller's partition is not the parent (with grant) of *pt*

This functions loops through all the resources owned by *pt* and sets the power mode to *mode*. It will skip setting *exclude* (SC\_R\_LAST to skip none).

This function can only be called by the parent. It is used to implement some aspects of virtualization.

**16.26.3.7 sc\_pm\_get\_resource\_power\_mode()**

```
sc_err_t sc_pm_get_resource_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
out	<i>mode</i>	pointer to return power mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Note only SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON are valid. The value returned does not reflect the power mode of the partition.

**16.26.3.8 sc\_pm\_req\_low\_power\_mode()**

```
sc_err_t sc_pm_req_low_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

This function specifies the low power mode some of the resources can enter based on their state.

This API is only valid for the following resources : SC\_R\_A53, SC\_R\_A53\_0, SC\_R\_A53\_1, SC\_R\_A53\_2, SC\_R\_A53\_3, SC\_R\_A72, SC\_R\_A72\_0, SC\_R\_A72\_1, SC\_R\_CC1, SC\_R\_A35, SC\_R\_A35\_0, SC\_R\_A35\_1, SC\_R\_A35\_2, SC\_R\_A35\_3. For all other resources it will return SC\_ERR\_PARAM. This function will set the low power mode the cores, cluster and cluster associated resources will enter when all the cores in a given cluster execute WFI.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.26.3.9 sc\_pm\_req\_cpu\_low\_power\_mode()**

```
sc_err_t sc_pm_req_cpu_low_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode,
    sc_pm_wake_src_t wake_src )
```

This function requests low-power mode entry for CPU/cluster resources.

This API is only valid for the following resources: SC\_R\_A53, SC\_R\_A53\_x, SC\_R\_A72, SC\_R\_A72\_x, SC\_R\_A35, SC\_R\_A35\_x, SC\_R\_CCI. For all other resources it will return SC\_ERR\_PARAM. For individual core resources, the specified power mode and wake source will be applied after the core has entered WFI. For cluster resources, the specified power mode is applied after all cores in the cluster have entered low-power mode. For multicluster resources, the specified power mode is applied after all clusters have reached low-power mode.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply
in	<i>wake_src</i>	wake source for low-power exit

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.26.3.10 sc\_pm\_set\_cpu\_resume\_addr()**

```
sc_err_t sc_pm_set_cpu_resume_addr (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

This function is used to set the resume address of a CPU.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit resume address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

Note the address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

**16.26.3.11 sc\_pm\_set\_cpu\_resume()**

```
sc_err_t sc_pm_set_cpu_resume (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_bool_t isPrimary,
    sc_faddr_t address )
```

This function is used to set parameters for CPU resume from low-power mode.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>isPrimary</i>	set SC_TRUE if primary wake CPU
in	<i>address</i>	64-bit resume address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

Note the address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

### 16.26.3.12 sc\_pm\_req\_sys\_if\_power\_mode()

```
sc_err_t sc_pm_req_sys_if_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_sys_if_t sys_if,
    sc_pm_power_mode_t hpm,
    sc_pm_power_mode_t lpm )
```

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

This API is only valid for the following resources : SC\_R\_A53, SC\_R\_A72, and SC\_R\_M4\_x\_PID\_y. For all other resources, it will return SC\_ERR\_PARAM. The requested power mode will be captured and applied to system-level resources as system conditions allow.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>sys_if</i>	system-level interface to be configured
in	<i>hpm</i>	high-power mode for the system interface
in	<i>lpm</i>	low-power mode for the system interface

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

### 16.26.3.13 sc\_pm\_set\_clock\_rate()

```
sc_err_t sc_pm_set_clock_rate (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

This function sets the rate of a resource's clock/PLL.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
in, out	<i>rate</i>	pointer to rate

Note the actual rate is returned in *rate*.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource,
- SC\_ERR\_LOCKED if rate locked (usually because shared clock/PLL)

Refer to the Clock List for valid clock/PLL values.

**16.26.3.14 sc\_pm\_get\_clock\_rate()**

```
sc_err_t sc_pm_get_clock_rate (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

This function gets the rate of a resource's clock/PLL.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
out	<i>rate</i>	pointer to return rate

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock/PLL,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock/PLL not applicable to this resource

This function returns the actual clock rate of the hardware. This rate may be different from the original requested clock rate if the resource is set to a low power mode.

Refer to the Clock List for valid clock/PLL values.

### 16.26.3.15 sc\_pm\_clock\_enable()

```
sc_err_t sc_pm_clock_enable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable,
    sc_bool_t autog )
```

This function enables/disables a resource's clock.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>enable</i>	enable if SC_TRUE; otherwise disabled
in	<i>autog</i>	HW auto clock gating

If *resource* is SC\_R\_ALL then all resources owned will be affected. No error will be returned.

If *clk* is SC\_PM\_CLK\_ALL, then an error will be returned if any of the available clocks returns an error.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

### 16.26.3.16 sc\_pm\_set\_clock\_parent()

```
sc_err_t sc_pm_set_clock_parent (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t parent )
```

This function sets the parent of a resource's clock.

This function should only be called when the clock is disabled.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>parent</i>	New parent of the clock

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource
- SC\_ERR\_BUSY if clock is currently enabled.
- SC\_ERR\_NOPOWER if resource not powered

Refer to the Clock List for valid clock values.

**16.26.3.17 sc\_pm\_get\_clock\_parent()**

```
sc_err_t sc_pm_get_clock_parent (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t * parent )
```

This function gets the parent of a resource's clock.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
out	<i>parent</i>	pointer to return parent of clock

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,

- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

#### 16.26.3.18 sc\_pm\_reset()

```
sc_err_t sc_pm_reset (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )
```

This function is used to reset the system.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid type,
- SC\_ERR\_NOACCESS if caller cannot access SC\_R\_SYSTEM

If this function returns, then the reset did not occur due to an invalid parameter.

#### 16.26.3.19 sc\_pm\_reset\_reason()

```
sc_err_t sc_pm_reset_reason (
    sc_ipc_t ipc,
    sc_pm_reset_reason_t * reason )
```

This function gets a caller's reset reason.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>reason</i>	pointer to return the reset reason



This function returns the reason a partition was reset. If the reason is POR, then the system reset reason will be returned.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason will be lost.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.26.3.20 sc\_pm\_get\_reset\_part()

```
sc_err_t sc_pm_get_reset_part (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt )
```

This function gets the partition that caused a reset.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	pointer to return the resetting partition

If the reset reason obtained via [sc\\_pm\\_reset\\_reason\(\)](#) is POR then the result from this function will be 0. Some SECO causes of reset will also return 0.

Note depending on the connection of the WDOG\_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the partition info will be lost.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.26.3.21 sc\_pm\_boot()

```
sc_err_t sc_pm_boot (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

This function is used to boot a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to boot
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered
in	<i>resource_dev</i>	ID of the boot device that must be powered

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition, resource, or addr,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the partition to boot

This must be used to boot a partition. Only a partition booted this way can be rebooted using the watchdog, [sc\\_pm\\_boot\(\)](#) or [sc\\_pm\\_reboot\\_partition\(\)](#).

Note the address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

**16.26.3.22 sc\_pm\_set\_boot\_parm()**

```
sc_err_t sc_pm_set_boot_parm (
    sc_ipc_t ipc,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

This function is used to change the boot parameters for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered (0=none)
in	<i>resource_dev</i>	ID of the boot device that must be powered (0=none)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource, or addr

This function can be used to change the boot parameters for a partition. This can be useful if a partitions reboots differently from the initial boot done via [sc\\_pm\\_boot\(\)](#) or via ROM.

Note the address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

#### 16.26.3.23 sc\_pm\_reboot()

```
void sc_pm_reboot (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )
```

This function is used to reboot the caller's partition.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

If *type* is SC\_PM\_RESET\_TYPE\_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then does nothing.

If this function returns, then the reset did not occur due to an invalid parameter.

#### 16.26.3.24 sc\_pm\_reboot\_partition()

```
sc_err_t sc_pm_reboot_partition (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type )
```

This function is used to reboot a partition.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to reboot
in	<i>type</i>	reset type

If *type* is SC\_PM\_RESET\_TYPE\_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC\_PM\_RESET\_TYPE\_WARM or SC\_PM\_RESET\_TYPE\_BOARD, then returns SC\_ERR\_PARM as these are not supported.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid partition or type
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt* and the caller does not have access to SC\_R\_SYSTEM

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that are not reset.

If [board\\_reboot\\_part\(\)](#) returns a non-0 mask, then the reboot will be delayed until all partitions indicated in the mask have called [sc\\_pm\\_reboot\\_continue\(\)](#) to continue the boot.

#### 16.26.3.25 sc\_pm\_reboot\_continue()

```
sc_err_t sc_pm_reboot_continue (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function is used to continue the reboot a partition.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to continue

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_PARM if invalid partition

#### 16.26.3.26 sc\_pm\_cpu\_start()

```
sc_err_t sc_pm_cpu_start (
    sc_ipc_t ipc,
```

```
sc_rsrc_t resource,  
sc_bool_t enable,  
sc_faddr_t address )
```

This function is used to start/stop a CPU.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>enable</i>	start if SC_TRUE; otherwise stop
in	<i>address</i>	64-bit boot address

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or address,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

This function is usually used to start a secondary CPU in the same partition as the caller. It is not used to start the first CPU in a dedicated partition. That would be started by calling [sc\\_pm\\_boot\(\)](#).

A CPU started with [sc\\_pm\\_cpu\\_start\(\)](#) will not restart as a result of a watchdog event or calling [sc\\_pm\\_reboot\(\)](#) or [sc\\_pm\\_reboot\\_partition\(\)](#). Those will reboot that partition which will start the CPU started with [sc\\_pm\\_boot\(\)](#).

Note the address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

**16.26.3.27 sc\_pm\_cpu\_reset()**

```
void sc_pm_cpu_reset (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

This function is used to reset a CPU.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit boot address

This function does not return anything as the calling core may have been reset. It can still fail if the resource or address is invalid. It can also fail if the caller's partition is not the owner of the CPU, not the parent of the CPU resource owner, or has access to SC\_R\_SYSTEM. Will also fail if the resource is not powered on. No indication of failure is returned.

Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. The SW running on the core has to understand and deal with this.

The address is limited by the hardware implementation. See the [CPU Start Address](#) section in the Porting Guide.

**16.26.3.28 sc\_pm\_resource\_reset()**

```
sc_err_t sc_pm_resource_reset (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function is used to reset a peripheral.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to reset

This function will reset a resource. Most resources cannot be reset unless the SoC design specifically allows it. In the case on MUs, the IPC/RPC protocol is also reset. Note a caller cannot reset an MU that this API call is sent on.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource,
- SC\_ERR\_PARM if resource is the MU used to make the call,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent (with grant) of the owner,
- SC\_ERR\_BUSY if the resource cannot be reset due to power state of buses,
- SC\_ERR\_UNAVAILABLE if the resource cannot be reset due to hardware limitations

**16.26.3.29 sc\_pm\_is\_partition\_started()**

```
sc_bool_t sc_pm_is_partition_started (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function returns a bool indicating if a partition was started.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to check

**Returns**

Returns a bool (SC\_TRUE = started).

Note this indicates if a partition was started. It does not indicate if a partition is currently running or in a low power state.

**16.26.3.30 pm\_init()**

```
void pm_init (
    sc_bool_t api_phase )
```

Internal SC function to initialize the PM service.

**Parameters**

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a api\_phase = SC\_TRUE, otherwise initializes the HW managed by the PM service. API must be initialized before anything else is done with the service.

**16.26.3.31 pm\_init\_part()**

```
void pm_init_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

This function initializes a new partition.

**Parameters**

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition

Note this function should only be called by the resource manager when a new partition is allocated. The default power mode is on.

**16.26.3.32 pm\_set\_sys\_power\_mode()**

```
sc_err_t pm_set_sys_power_mode (
    sc_rm_pt_t caller_pt,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of the system.

**See also**

[sc\\_pm\\_set\\_sys\\_power\\_mode\(\)](#).



**16.26.3.33 pm\_set\_partition\_power\_mode()**

```
sc_err_t pm_set_partition_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of a partition.

See also

[sc\\_pm\\_set\\_partition\\_power\\_mode\(\)](#).

**16.26.3.34 pm\_update\_partition\_power\_mode()**

```
sc_err_t pm_update_partition_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode )
```

Internal function to updates the power mode of a partition.

**Parameters**

in	<i>caller_pt</i>	handle of partition to update
in	<i>pt</i>	handle of partition
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid partition or mode,
- SC\_ERR\_NOACCESS if caller's partition is not the owner or parent of *pt*

The power mode of the partitions is a max power any resource will be set to. Calling this will result in all resources owned by *pt* to have their power changed to the lower of *mode* or the individual resource mode set using [sc\\_pm\\_set\\_resource\\_power\\_mode\(\)](#).

## 16.26.3.35 pm\_partition\_wake()

```
sc_err_t pm_partition_wake (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to send wake interrupt to a partition.

See also

[sc\\_pm\\_partition\\_wake\(\)](#).

## 16.26.3.36 pm\_get\_sys\_power\_mode()

```
sc_err_t pm_get_sys_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t * mode )
```

Internal SC function to get the power mode of a partition.

See also

[sc\\_pm\\_get\\_sys\\_power\\_mode\(\)](#).

## 16.26.3.37 pm\_update\_ridx()

```
void pm_update_ridx (
    sc_rm_idx_t idx )
```

Internal SC function to update the power state of a resource.

Parameters

in	idx	unified resource index
----	-----	------------------------

Used to update when a partition changes state or resource is moved.

## 16.26.3.38 pm\_is\_resource\_accessible()

```
sc_bool_t pm_is_resource_accessible (
    sc_rsrc_t resource )
```

Internal SC function to get the functional state of a resource.

## Parameters

in	<i>resource</i>	unified resource index
----	-----------------	------------------------

## Returns

Returns a boolean (SC\_TRUE = functional).

Used to see if a resource is ready to be used.

## 16.26.3.39 pm\_set\_resource\_power\_mode()

```
sc_err_t pm_set_resource_power_mode (
    sc_rsrc_t mu,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of a resource.

## See also

[sc\\_pm\\_set\\_resource\\_power\\_mode\(\)](#).

## 16.26.3.40 pm\_set\_resource\_power\_mode\_all()

```
sc_err_t pm_set_resource_power_mode_all (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode,
    sc_rsrc_t exclude )
```

Internal SC function to set power mode for all resources in a child partition.

## See also

[sc\\_pm\\_set\\_resource\\_power\\_mode\\_all\(\)](#).

## 16.26.3.41 pm\_set\_rsrc\_power\_mode()

```
void pm_set_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a resource index.

**Parameters**

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

**16.26.3.42 pm\_update\_rsrc\_power\_mode()**

```
void pm_update_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t mode )
```

This function updates the power mode of a resource index.

**Parameters**

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

**16.26.3.43 pm\_force\_resource\_power\_mode()**

```
sc_err_t pm_force_resource_power_mode (
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to force the power mode of a resource.

It should only be called by the SC during initial configuration.

**Parameters**

in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid resource or mode

Note only SC\_PM\_PW\_MODE\_OFF and SC\_PM\_PW\_MODE\_ON are valid. Other modes will return an error. Resources set to SC\_PM\_PW\_MODE\_ON will reflect the power mode of the partition and will change as that changes.

See also

[sc\\_pm\\_set\\_partition\\_power\\_mode\(\)](#).

#### 16.26.3.44 pm\_force\_resource\_power\_mode\_v()

```
void pm_force_resource_power_mode_v (
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to force the power mode of a resource.

It should only be called by the SC during initial configuration.

##### Parameters

in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

See also

[sc\\_pm\\_set\\_partition\\_power\\_mode\(\)](#).

##### Examples

[board.c](#).

#### 16.26.3.45 pm\_get\_resource\_power\_mode()

```
sc_err_t pm_get_resource_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t * mode )
```

Internal SC function to get the power mode of a resource.

See also

[sc\\_pm\\_get\\_resource\\_power\\_mode\(\)](#).

#### 16.26.3.46 pm\_get\_rsrc\_power\_mode()

```
void pm_get_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a resource index.

## Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

## 16.26.3.47 pm\_get\_active\_rsrc\_power\_mode()

```
void pm_get_active_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t * mode )
```

This function gets the active power mode of a resource index.

## Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	active power mode for the resource

## 16.26.3.48 pm\_req\_low\_power\_mode()

```
sc_err_t pm_req_low_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to request the power mode a resource can enter in some low power conditions.

## See also

[sc\\_pm\\_req\\_low\\_power\\_mode\(\)](#).

## 16.26.3.49 pm\_req\_cpu\_low\_power\_mode()

```
sc_err_t pm_req_cpu_low_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode,
    sc_pm_wake_src_t wake_src )
```

Internal SC function to request low-power mode for a CPU.

## See also

[sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode\(\)](#).

**16.26.3.50 pm\_set\_cpu\_resume\_addr()**

```
sc_err_t pm_set_cpu_resume_addr (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

Internal SC function to set the resume address of a CPU.

See also

[sc\\_pm\\_set\\_cpu\\_resume\\_addr\(\)](#).

**16.26.3.51 pm\_set\_cpu\_resume()**

```
sc_err_t pm_set_cpu_resume (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t isPrimary,
    sc_faddr_t address )
```

Internal SC function to set the resume parameters of a CPU.

See also

[sc\\_pm\\_set\\_cpu\\_resume\(\)](#).

**16.26.3.52 pm\_req\_sys\_if\_power\_mode()**

```
sc_err_t pm_req_sys_if_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_sys_if_t sys_if,
    sc_pm_power_mode_t hpm,
    sc_pm_power_mode_t lpm )
```

Internal SC function to request power mode for system-level interfaces.

See also

[pm\\_req\\_sys\\_if\\_power\\_mode\(\)](#).

### 16.26.3.53 pm\_set\_clock\_rate()

```
sc_err_t pm_set_clock_rate (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

Internal SC function to set the rate of a resource's clock/PLL.

See also

[sc\\_pm\\_set\\_clock\\_rate\(\)](#).

Examples

[board.c](#).

### 16.26.3.54 pm\_get\_clock\_rate()

```
sc_err_t pm_get_clock_rate (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

Internal SC function to get the rate of a resource's clock/PLL.

See also

[sc\\_pm\\_get\\_clock\\_rate\(\)](#).

Examples

[board.c](#).

### 16.26.3.55 pm\_clock\_enable()

```
sc_err_t pm_clock_enable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable,
    sc_bool_t autog )
```

Internal SC function to enable/disable a resource's clock.

See also

[sc\\_pm\\_clock\\_enable\(\)](#).

Examples

[board.c](#).



## 16.26.3.56 pm\_force\_clock\_enable()

```
void pm_force_clock_enable (
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable )
```

Internal SC function to force a resource's clock to be enabled.

## Parameters

in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>enable</i>	enable if SC_TRUE; otherwise depends on state from <a href="#">pm_clock_enable()</a>

Refer to the Clock List for valid clock values.

## Examples

[board.c](#).

## 16.26.3.57 pm\_set\_clock\_parent()

```
sc_err_t pm_set_clock_parent (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t parent )
```

Internal SC function to set a clock parent.

## See also

[sc\\_pm\\_set\\_clock\\_parent\(\)](#).

## 16.26.3.58 pm\_get\_clock\_parent()

```
sc_err_t pm_get_clock_parent (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t * parent )
```

Internal SC function to get a clock parent.

## See also

[sc\\_pm\\_get\\_clock\\_parent\(\)](#).

### 16.26.3.59 pm\_boot()

```
sc_err_t pm_boot (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

Internal SC function to boot a partition.

See also

[sc\\_pm\\_boot\(\)](#).

### 16.26.3.60 pm\_set\_boot\_parm()

```
sc_err_t pm_set_boot_parm (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

Internal SC function to set a partition's boot parameters.

See also

[sc\\_pm\\_set\\_boot\\_parm\(\)](#).

### 16.26.3.61 pm\_reboot()

```
void pm_reboot (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reboot the caller's partition.

See also

[sc\\_pm\\_reboot\(\)](#).

**16.26.3.62 pm\_reset\_reason()**

```
sc_err_t pm_reset_reason (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_reason_t * reason )
```

Internal SC function to get the reset reason.

See also

[sc\\_pm\\_reset\\_reason\(\)](#).

**16.26.3.63 pm\_get\_reset\_part()**

```
sc_err_t pm_get_reset_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t * pt )
```

Internal SC function to get the partition that caused a reset.

See also

[sc\\_pm\\_get\\_reset\\_part\(\)](#).

**16.26.3.64 pm\_cpu\_start()**

```
sc_err_t pm_cpu_start (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t enable,
    sc_faddr_t address )
```

Internal SC function to start/stop a CPU.

See also

[sc\\_pm\\_cpu\\_start\(\)](#).

### 16.26.3.65 pm\_cpu\_reset()

```
void pm_cpu_reset (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

Internal SC function to reset a CPU.

See also

[sc\\_pm\\_cpu\\_reset\(\)](#).

### 16.26.3.66 pm\_resource\_reset()

```
sc_err_t pm_resource_reset (
    sc_rsrc_t mu,
    sc_rsrc_t resource )
```

Internal SC function to reset a resource.

See also

[sc\\_pm\\_resource\\_reset\(\)](#).

### 16.26.3.67 pm\_reboot\_partition()

```
sc_err_t pm_reboot_partition (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reboot a partition.

See also

[sc\\_pm\\_reboot\\_partition\(\)](#).

**16.26.3.68 pm\_reboot\_continue()**

```
sc_err_t pm_reboot_continue (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to continue reboot.

See also

[sc\\_reboot\\_continue\(\)](#).

**16.26.3.69 pm\_reset()**

```
sc_err_t pm_reset (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reset the system.

See also

[sc\\_pm\\_reset\(\)](#).

**16.26.3.70 pm\_reboot\_part()**

```
sc_err_t pm_reboot_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type,
    sc_pm_reset_reason_t reason,
    sc_pm_power_mode_t mode )
```

Internal SC function used to reboot a partition.

**Parameters**

in	<i>caller_pt</i>	calling partition
in	<i>pt</i>	handle of partition to reboot
in	<i>type</i>	reset type
in	<i>reason</i>	reset reason
in	<i>mode</i>	power mode to go down to as part of reboot

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid partition or reason

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that are not reset.

**16.26.3.71 pm\_is\_partition\_started()**

```
sc_bool_t pm_is_partition_started (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to get boolean indicating that a partition was started.

**See also**

[sc\\_pm\\_is\\_partition\\_started\(\)](#).

## 16.27 SECO: Security Service

Module for the Security (SECO) service.

### Typedefs

- typedef [uint8\\_t](#) [sc\\_seco\\_auth\\_cmd\\_t](#)  
*This type is used to issue SECO authenticate commands.*
- typedef [uint32\\_t](#) [sc\\_seco\\_rng\\_stat\\_t](#)  
*This type is used to return the RNG initialization status.*

### Functions

- [sc\\_err\\_t](#) [seco\\_get\\_mp\\_key](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*Internal SC function to get manufacturing protection public key.*
- [sc\\_err\\_t](#) [seco\\_update\\_mpmr](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr, [uint8\\_t](#) size, [uint8\\_t](#) lock)  
*Internal SC function to update manufacturing protection message register.*
- [sc\\_err\\_t](#) [seco\\_get\\_mp\\_sign](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) msg\_addr, [uint16\\_t](#) msg\_size, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*Internal SC function to get manufacturing protection signature.*
- [sc\\_err\\_t](#) [seco\\_sab\\_msg](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to send a generic signed message to the SECO SHE/HSM components.*
- [sc\\_err\\_t](#) [seco\\_secvio\\_enable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to enable the security violation interrupt.*
- [sc\\_err\\_t](#) [seco\\_secvio\\_config](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data0, [uint32\\_t](#) \*data1, [uint32\\_t](#) \*data2, [uint32\\_t](#) \*data3, [uint32\\_t](#) \*data4, [uint8\\_t](#) size)  
*Internal SC function to read/write SNVS security violation and tamper registers.*
- [sc\\_err\\_t](#) [seco\\_secvio\\_dgo\\_config](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data)  
*Internal SC function to read/write SNVS security violation and tamper DGO registers.*

### Defines for [sc\\_seco\\_auth\\_cmd\\_t](#)

- #define [SC\\_SECO\\_AUTH\\_CONTAINER](#) 0U  
*Authenticate container.*
- #define [SC\\_SECO\\_VERIFY\\_IMAGE](#) 1U  
*Verify image.*
- #define [SC\\_SECO\\_REL\\_CONTAINER](#) 2U  
*Release container.*
- #define [SC\\_SECO\\_AUTH\\_SECO\\_FW](#) 3U  
*SECO Firmware.*
- #define [SC\\_SECO\\_AUTH\\_HDMI\\_TX\\_FW](#) 4U  
*HDMI TX Firmware.*
- #define [SC\\_SECO\\_AUTH\\_HDMI\\_RX\\_FW](#) 5U  
*HDMI RX Firmware.*
- #define [SC\\_SECO\\_EVERIFY\\_IMAGE](#) 6U  
*Enhanced verify image.*

## Defines for `seco_rng_stat_t`

- `#define SC_SECO_RNG_STAT_UNAVAILABLE 0U`  
*Unable to initialize the RNG.*
- `#define SC_SECO_RNG_STAT_INPROGRESS 1U`  
*Initialization is on-going.*
- `#define SC_SECO_RNG_STAT_READY 2U`  
*Initialized.*

## Image Functions

- `sc_err_t sc_seco_image_load` (`sc_ipc_t ipc`, `sc_faddr_t addr_src`, `sc_faddr_t addr_dst`, `uint32_t len`, `sc_bool_t fw`)  
*This function loads a SECO image.*
- `sc_err_t sc_seco_authenticate` (`sc_ipc_t ipc`, `sc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`)  
*This function is used to authenticate a SECO image or command.*
- `sc_err_t sc_seco_enh_authenticate` (`sc_ipc_t ipc`, `sc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`, `uint32_t mask1`, `uint32_t mask2`)  
*This function is used to authenticate a SECO image or command.*

## Lifecycle Functions

- `sc_err_t sc_seco_forward_lifecycle` (`sc_ipc_t ipc`, `uint32_t change`)  
*This function updates the lifecycle of the device.*
- `sc_err_t sc_seco_return_lifecycle` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function updates the lifecycle to one of the return lifecycles.*
- `sc_err_t sc_seco_commit` (`sc_ipc_t ipc`, `uint32_t *info`)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

## Attestation Functions

- `sc_err_t sc_seco_attest_mode` (`sc_ipc_t ipc`, `uint32_t mode`)  
*This function is used to set the attestation mode.*
- `sc_err_t sc_seco_attest` (`sc_ipc_t ipc`, `uint64_t nonce`)  
*This function is used to request attestation.*
- `sc_err_t sc_seco_get_attest_pkey` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to retrieve the attestation public key.*
- `sc_err_t sc_seco_get_attest_sign` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to retrieve attestation signature and parameters.*
- `sc_err_t sc_seco_attest_verify` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function is used to verify attestation.*



## Key Functions

- `sc_err_t sc_seco_gen_key_blob` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t load_addr`, `sc_faddr_t export_addr`, `uint16_t max_size`)  
*This function is used to generate a SECO key blob.*
- `sc_err_t sc_seco_load_key` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t addr`)  
*This function is used to load a SECO key.*

## Manufacturing Protection Functions

- `sc_err_t sc_seco_get_mp_key` (`sc_ipc_t ipc`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)  
*This function is used to get the manufacturing protection public key.*
- `sc_err_t sc_seco_update_mpmr` (`sc_ipc_t ipc`, `sc_faddr_t addr`, `uint8_t size`, `uint8_t lock`)  
*This function is used to update the manufacturing protection message register.*
- `sc_err_t sc_seco_get_mp_sign` (`sc_ipc_t ipc`, `sc_faddr_t msg_addr`, `uint16_t msg_size`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)  
*This function is used to get the manufacturing protection signature.*

## Debug Functions

- `void sc_seco_build_info` (`sc_ipc_t ipc`, `uint32_t *version`, `uint32_t *commit`)  
*This function is used to return the SECO FW build info.*
- `sc_err_t sc_seco_chip_info` (`sc_ipc_t ipc`, `uint16_t *lc`, `uint16_t *monotonic`, `uint32_t *uid_l`, `uint32_t *uid_h`)  
*This function is used to return SECO chip info.*
- `sc_err_t sc_seco_enable_debug` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function securely enables debug.*
- `sc_err_t sc_seco_get_event` (`sc_ipc_t ipc`, `uint8_t idx`, `uint32_t *event`)  
*This function is used to return an event from the SECO error log.*

## Miscellaneous Functions

- `sc_err_t sc_seco_fuse_write` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function securely writes a group of fuse words.*
- `sc_err_t sc_seco_patch` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function applies a patch.*
- `sc_err_t sc_seco_set_mono_counter_partition` (`sc_ipc_t ipc`, `uint16_t *she`)  
*This function partitions the monotonic counter.*
- `sc_err_t sc_seco_set_fips_mode` (`sc_ipc_t ipc`, `uint8_t mode`, `uint32_t *reason`)  
*This function configures the SECO in FIPS mode.*
- `sc_err_t sc_seco_start_rng` (`sc_ipc_t ipc`, `sc_seco_rng_stat_t *status`)  
*This function starts the random number generator.*
- `sc_err_t sc_seco_sab_msg` (`sc_ipc_t ipc`, `sc_faddr_t addr`)  
*This function sends a generic signed message to the SECO SHE/HSM components.*
- `sc_err_t sc_seco_secvio_enable` (`sc_ipc_t ipc`)  
*This function is used to enable security violation and tamper interrupts.*
- `sc_err_t sc_seco_secvio_config` (`sc_ipc_t ipc`, `uint8_t id`, `uint8_t access`, `uint32_t *data0`, `uint32_t *data1`, `uint32_t *data2`, `uint32_t *data3`, `uint32_t *data4`, `uint8_t size`)  
*This function is used to read/write SNVS security violation and tamper registers.*
- `sc_err_t sc_seco_secvio_dgo_config` (`sc_ipc_t ipc`, `uint8_t id`, `uint8_t access`, `uint32_t *data`)  
*This function is used to read/write SNVS security violation and tamper DGO registers.*

## Internal Functions

- `sc_err_t seco_image_load (sc_rm_pt_t caller_pt, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw)`  
*Internal SC function to load a SECO image.*
- `sc_err_t seco_authenticate (sc_rm_pt_t caller_pt, sc_seco_auth_cmd_t cmd, sc_faddr_t addr)`  
*Internal SC function to authenticate a SECO image or command.*
- `sc_err_t seco_enh_authenticate (sc_rm_pt_t caller_pt, sc_seco_auth_cmd_t cmd, sc_faddr_t addr, uint32_t mask1, uint32_t mask2)`  
*Internal SC function to authenticate a SECO image or command (enhanced version).*
- `sc_err_t seco_load_key (sc_rm_pt_t caller_pt, uint32_t id, sc_faddr_t addr)`  
*Internal SC function to load a SECO key.*
- `sc_err_t seco_gen_key_blob (sc_rm_pt_t caller_pt, uint32_t id, sc_faddr_t load_addr, sc_faddr_t export_addr, uint16_t max_size)`  
*Internal SC function to generate a key blob.*
- `sc_err_t seco_fuse_write (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to securely write a group of fuse words.*
- `sc_err_t seco_patch (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to apply a patch.*
- `sc_err_t seco_set_mono_counter_partition (sc_rm_pt_t caller_pt, uint16_t *she)`  
*Internal SC function to partition the monotonic counter.*
- `sc_err_t seco_set_fips_mode (sc_rm_pt_t caller_pt, uint8_t mode, uint32_t *reason)`  
*Internal SC function to set FIPS mode.*
- `sc_err_t seco_start_rng (sc_rm_pt_t caller_pt, sc_seco_rng_stat_t *status)`  
*Internal SC function to start the RNG.*
- `sc_err_t seco_enable_debug (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to securely enable debug.*
- `sc_err_t seco_forward_lifecycle (sc_rm_pt_t caller_pt, uint32_t change)`  
*Internal SC function to update the lifecycle.*
- `sc_err_t seco_return_lifecycle (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to securely reverse the lifecycle.*
- `void seco_build_info (sc_rm_pt_t caller_pt, uint32_t *version, uint32_t *commit)`  
*Internal SC function to return SECO FW version info.*
- `sc_err_t seco_chip_info (sc_rm_pt_t caller_pt, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)`  
*Internal SC function to return SECO chip info.*
- `sc_err_t seco_get_event (sc_rm_pt_t caller_pt, uint8_t idx, uint32_t *event)`  
*Internal SC function to return an event from the SECO error log.*
- `sc_err_t seco_attest_mode (sc_rm_pt_t caller_pt, uint32_t mode)`  
*Internal SC function to set the attestation mode.*
- `sc_err_t seco_attest (sc_rm_pt_t caller_pt, uint64_t nonce)`  
*Internal SC function to request attestation.*
- `sc_err_t seco_get_attest_pkey (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation public key.*
- `sc_err_t seco_get_attest_sign (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation signature and parameters.*
- `sc_err_t seco_attest_verify (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to verify attestation.*
- `sc_err_t seco_commit (sc_rm_pt_t caller_pt, uint32_t *info)`  
*Internal SC function to commit SRK/FW changes.*

### 16.27.1 Detailed Description

Module for the Security (SECO) service.

SECO functions in the SCFW API communicate via a messaging protocol to the Security Controller (SECO). This messaging protocol is documented in the *SECO API Reference Guide*. There is also a *Security Reference Manual (SRM)* that documents many of the SECO features.

SECO messages contain error codes defined in the *SECO API Reference Guide*. These have to be mapped to SCFW error codes. [sc\\_seco\\_get\\_event\(\)](#) can be used to obtain SECO-specific error codes recorded in the SECO event log.

#### SCFW Error Mapping to SECO Errors

- SC\_ERR\_NOACCESS
  - AHAB\_INVALID\_LIFECYCLE
  - AHAB\_PERMISSION\_DENIED\_IND
- SC\_ERR\_IPC
  - AHAB\_INVALID\_MESSAGE\_IND
  - AHAB\_CRC\_ERROR
  - AHAB\_INVALID\_OPERATION\_IND
- SC\_ERR\_VERSION
  - AHAB\_BAD\_VERSION\_IND
- SC\_ERR\_PARM
  - AHAB\_BAD\_HASH\_IND
  - AHAB\_BAD\_VALUE\_IND
  - AHAB\_BAD\_FUSE\_ID\_IND
  - AHAB\_BAD\_CONTAINER\_IND
  - AHAB\_BAD\_KEY\_HASH\_IND
  - AHAB\_NO\_VALID\_CONTAINER\_IND
  - AHAB\_MUST\_SIGNED\_IND
  - AHAB\_NO\_BID\_MATCHING\_IND
  - AHAB\_UNKNOWN\_BID\_IND
  - AHAB\_UNALIGNED\_PAYLOAD\_IND
  - AHAB\_WRONG\_SIZE\_IND
  - AHAB\_OTP\_INVALID\_IDX\_IND
  - AHAB\_ADM\_WRONG\_LC\_IND
  - AHAB\_OTP\_DED\_IND
  - AHAB\_BAD\_PAYLOAD\_IND
  - AHAB\_WRONG\_ADDRESS\_IND
  - AHAB\_DMA\_FAILURE\_IND
  - AHAB\_BAD\_UID\_IND
  - AHAB\_INCONSISTENT\_PAR\_IND

- AHAB\_BAD\_MONOTONIC\_COUNTER\_IND
- AHAB\_BAD\_SRK\_SET\_IND
- AHAB\_BAD\_ID\_IND
- SC\_ERR\_LOCKED
  - AHAB\_OTP\_LOCKED\_IND
  - AHAB\_LOCKED\_REG\_IND
- SC\_ERR\_UNAVAILABLE
  - AHAB\_BID\_COLLISION\_IND
  - AHAB\_OOM\_FOR\_BLOB\_IND
  - AHAB\_OOM\_FOR\_BLOB\_EXPORT\_IND
  - AHAB\_HDCP\_DISABLED\_IND
  - AHAB\_NON\_SECURE\_STATE\_IND
  - AHAB\_DISABLED\_FEATURE\_IND
- SC\_ERR\_BUSY
  - AHAB\_ADM\_NOT\_READY\_IND
  - AHAB\_TIME\_OUT\_IND
- SC\_ERR\_FAIL
  - AHAB\_BAD\_BLOB\_IND
  - AHAB\_ENCRYPTION\_FAILURE\_IND
  - AHAB\_DECRYPTION\_FAILURE\_IND
  - AHAB\_BAD\_CERTIFICATE\_IND
  - AHAB\_OTP\_PROGFAIL\_IND
  - AHAB\_KMEK\_GENERATION\_FAIL\_IND
  - AHAB\_BAD\_SIGNATURE\_IND
  - AHAB\_INVALID\_KEY\_IND
  - AHAB\_MUST\_ATTEST\_IND
  - AHAB\_RNG\_NOT\_STARTED\_IND
  - AHAB\_SECO\_FATAL\_FAILURE\_IND
  - AHAB\_RNG\_INST\_FAILURE\_IND
  - AHAB\_NO\_AUTHENTICATION\_IND
  - AHAB\_AUTH\_SKIPPED\_OR\_FAILED\_IND
- If no mapping exists, SC\_ERR\_FAIL will be returned

## 16.27.2 Function Documentation

### 16.27.2.1 `sc_seco_image_load()`

```
sc_err_t sc_seco_image_load (
    sc_ipc_t ipc,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

This function loads a SECO image.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr_src</i>	address of image source
in	<i>addr_dst</i>	address of image destination
in	<i>len</i>	length of image to load
in	<i>fw</i>	SC_TRUE = firmware load

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This is used to load images via the SECO. Examples include SECO Firmware and IVT/CSF data used for authentication. These are usually loaded into SECO TCM. *addr\_src* is in secure memory.

See the *SECO API Reference Guide* for more info.

**16.27.2.2 sc\_seco\_authenticate()**

```
sc_err_t sc_seco_authenticate (
    sc_ipc_t ipc,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

This function is used to authenticate a SECO image or command.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>cmd</i>	authenticate command
in	<i>addr</i>	address of/or metadata

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_BUSY if SECO is busy with another authentication request,
- SC\_ERR\_FAIL if SECO response is bad,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This is used to authenticate a SECO image or issue a security command. *addr* often points to an container. It is also just data (or even unused) for some commands.

Implementation of this command depends on the underlying security architecture of the device. For example, on devices with SECO FW, the following options apply:

- cmd=SC\_SECO\_AUTH\_CONTAINER, addr=container address (sends AHAB\_AUTH\_CONTAINER\_REQ to SECO)
- cmd=SC\_SECO\_VERIFY\_IMAGE, addr=image mask (sends AHAB\_VERIFY\_IMAGE\_REQ to SECO)
- cmd=SC\_SECO\_REL\_CONTAINER, addr unused (sends AHAB\_RELEASE\_CONTAINER\_REQ to SECO)
- cmd=SC\_SECO\_AUTH\_HDMI\_TX\_FW, addr unused (sends AHAB\_ENABLE\_HDMI\_X\_REQ with Subsystem=0 to SECO)
- cmd=SC\_SECO\_AUTH\_HDMI\_RX\_FW, addr unused (sends AHAB\_ENABLE\_HDMI\_X\_REQ with Subsystem=1 to SECO)

See the *SECO API Reference Guide* for more info.

### 16.27.2.3 sc\_seco\_enh\_authenticate()

```
sc_err_t sc_seco_enh_authenticate (
    sc_ipc_t ipc,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr,
    uint32_t mask1,
    uint32_t mask2 )
```

This function is used to authenticate a SECO image or command.

This is an enhanced version that has additional mask arguments.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>cmd</i>	authenticate command
in	<i>addr</i>	address of/or metadata
in	<i>mask1</i>	metadata
in	<i>mask2</i>	metadata

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_BUSY if SECO is busy with another authentication request,
- SC\_ERR\_FAIL if SECO response is bad,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This supports all the commands found in [sc\\_seco\\_authenticate\(\)](#). Those commands should set both masks to 0 (except SC\_SECO\_VERIFY\_IMAGE).

New commands are as follows:

- cmd=SC\_SECO\_VERIFY\_IMAGE, addr unused, mask1=image mask, mask2 unused (sends AHAB\_VERIFY↔\_IMAGE\_REQ to SECO)
- cmd=SC\_SECO\_EVERIFY\_IMAGE, addr=container address, mask1=image mask, mask2=move mask (sends AHAB\_EVERIFY\_IMAGE\_REQ to SECO)

See the *SECO API Reference Guide* for more info.

#### 16.27.2.4 sc\_seco\_forward\_lifecycle()

```
sc_err_t sc_seco_forward_lifecycle (
    sc_ipc_t ipc,
    uint32_t change )
```

This function updates the lifecycle of the device.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>change</i>	desired lifecycle transition

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,



- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This function is used for going from Open to NXP Closed to OEM Closed. Note *change* is NOT the new desired lifecycle. It is a lifecycle transition as documented in the *SECO API Reference Guide*.

If any SECO request fails or only succeeds because the part is in an "OEM open" lifecycle, then a request to transition from "NXP closed" to "OEM closed" will also fail. For example, booting a signed container when the OEM SRK is not fused will succeed, but as it is an abnormal situation, a subsequent request to transition the lifecycle will return an error.

#### 16.27.2.5 sc\_seco\_return\_lifecycle()

```
sc_err_t sc_seco_return_lifecycle (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function updates the lifecycle to one of the return lifecycles.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Note *addr* must be a pointer to a signed message block.

To switch back to NXP states (Full Field Return), message must be signed by NXP SRK. For OEM States (Partial Field Return), must be signed by OEM SRK.

See the *SECO API Reference Guide* for more info.

#### 16.27.2.6 sc\_seco\_commit()

```
sc_err_t sc_seco_commit (
    sc_ipc_t ipc,
    uint32_t * info )
```

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

**Parameters**

<i>in</i>	<i>ipc</i>	IPC handle
<i>in, out</i>	<i>info</i>	pointer to information type to be committed

The return *info* will contain what was actually committed.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *info* is invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

**16.27.2.7 sc\_seco\_attest\_mode()**

```
sc_err_t sc_seco_attest_mode (
    sc_ipc_t ipc,
    uint32_t mode )
```

This function is used to set the attestation mode.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

<i>in</i>	<i>ipc</i>	IPC handle
<i>in</i>	<i>mode</i>	mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *mode* is invalid,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATON not owned by caller,

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This is used to set the SECO attestation mode. This can be prover or verifier. See the *SECO API Reference Guide* for more on the supported modes, mode values, and mode behavior.

#### 16.27.2.8 sc\_seco\_attest()

```
sc_err_t sc_seco_attest (
    sc_ipc_t ipc,
    uint64_t nonce )
```

This function is used to request attestation.

Only the owner of the SC\_R\_ATTESTATION resource may make this call.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>nonce</i>	unique value

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This is used to ask SECO to perform an attestation. The result depends on the attestation mode. After this call, the signature can be requested or a verify can be requested.

See the *SECO API Reference Guide* for more info.

#### 16.27.2.9 sc\_seco\_get\_attest\_pkey()

```
sc_err_t sc_seco_get_attest_pkey (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function is used to retrieve the attestation public key.

Mode must be verifier. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 96 bytes of space.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See the *SECO API Reference Guide* for more info.

**16.27.2.10 sc\_seco\_get\_attest\_sign()**

```
sc_err_t sc_seco_get_attest_sign (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function is used to retrieve attestation signature and parameters.

Mode must be provider. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 120 bytes of space.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See the *SECO API Reference Guide* for more info.

**16.27.2.11 sc\_seco\_attest\_verify()**

```
sc_err_t sc_seco_attest_verify (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function is used to verify attestation.

Mode must be verifier. Only the owner of the SC\_R\_ATTESTATION resource may make this call.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of signature

The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if *addr* bad or attestation has not been requested,
- SC\_ERR\_NOACCESS if SC\_R\_ATTESTATION not owned by caller,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_FAIL if signature doesn't match,

- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See the *SECO API Reference Guide* for more info.

#### 16.27.2.12 sc\_seco\_gen\_key\_blob()

```
sc_err_t sc_seco_gen_key_blob (
    sc_ipc_t ipc,
    uint32_t id,
    sc_faddr_t load_addr,
    sc_faddr_t export_addr,
    uint16_t max_size )
```

This function is used to generate a SECO key blob.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>load_addr</i>	load address
in	<i>export_addr</i>	export address
in	<i>max_size</i>	max export size

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This function is used to encapsulate sensitive keys in a specific structure called a blob, which provides both confidentiality and integrity protection.

See the *SECO API Reference Guide* for more info.

### 16.27.2.13 sc\_seco\_load\_key()

```
sc_err_t sc_seco_load_key (
    sc_ipc_t ipc,
    uint32_t id,
    sc_faddr_t addr )
```

This function is used to load a SECO key.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>addr</i>	key address

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This function is used to install private cryptographic keys encapsulated in a blob previously generated by SECO. The controller can be either the IEE or the VPU. The blob header carries the controller type and the key size, as provided by the user when generating the key blob.

See the *SECO API Reference Guide* for more info.

### 16.27.2.14 sc\_seco\_get\_mp\_key()

```
sc_err_t sc_seco_get_mp_key (
    sc_ipc_t ipc,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection public key.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size



**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This function is supported only in OEM-closed lifecycle. It generates the mfg public key and stores it in a specific location in the secure memory.

See the *SECO API Reference Guide* for more info.

**16.27.2.15 sc\_seco\_update\_mpmr()**

```
sc_err_t sc_seco_update_mpmr (
    sc_ipc_t ipc,
    sc_faddr_t addr,
    uint8_t size,
    uint8_t lock )
```

This function is used to update the manufacturing protection message register.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	data address
in	<i>size</i>	size
in	<i>lock</i>	lock_reg

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,

- Others, see the [Security Service Detailed Description](#) section

This function is supported only in OEM-closed lifecycle. It updates the content of the MPMR (Manufacturing Protection Message register of 256 bits). This register will be appended to the input-data message when generating the signature. Please refer to the CAAM block guide for details.

See the *SECO API Reference Guide* for more info.

#### 16.27.2.16 sc\_seco\_get\_mp\_sign()

```
sc_err_t sc_seco_get_mp_sign (
    sc_ipc_t ipc,
    sc_faddr_t msg_addr,
    uint16_t msg_size,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection signature.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>msg_addr</i>	message address
in	<i>msg_size</i>	message size
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_PARM if word fuse index param out of range or invalid,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

This function is used to generate an ECDSA signature for an input-data message and to store it in a specific location in the secure memory. It is only supported in OEM-closed lifecycle. In order to get the ECDSA signature, the RNG must be initialized. In case it has not been started an error will be returned.

See the *SECO API Reference Guide* for more info.

16.27.2.17 `sc_seco_build_info()`

```
void sc_seco_build_info (
    sc_ipc_t ipc,
    uint32_t * version,
    uint32_t * commit )
```

This function is used to return the SECO FW build info.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>version</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

16.27.2.18 `sc_seco_chip_info()`

```
sc_err_t sc_seco_chip_info (
    sc_ipc_t ipc,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

This function is used to return SECO chip info.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>lc</i>	pointer to return lifecycle
out	<i>monotonic</i>	pointer to return monotonic counter
out	<i>uid_l</i>	pointer to return UID (lower 32 bits)
out	<i>uid_h</i>	pointer to return UID (upper 32 bits)

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

### 16.27.2.19 sc\_seco\_enable\_debug()

```
sc_err_t sc_seco_enable_debug (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function securely enables debug.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Note *addr* must be a pointer to a signed message block.

See the *SECO API Reference Guide* for more info.

### 16.27.2.20 sc\_seco\_get\_event()

```
sc_err_t sc_seco_get_event (
    sc_ipc_t ipc,
    uint8_t idx,
    uint32_t * event )
```

This function is used to return an event from the SECO error log.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>idx</i>	index of event to return
out	<i>event</i>	pointer to return event

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Read of *idx* 0 captures events from SECO. Loop starting with 0 until an error is returned to dump all events.

**16.27.2.21 sc\_seco\_fuse\_write()**

```
sc_err_t sc_seco_fuse_write (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function securely writes a group of fuse words.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Note *addr* must be a pointer to a signed message block.

See the *SECO API Reference Guide* for more info.

**16.27.2.22 sc\_seco\_patch()**

```
sc_err_t sc_seco_patch (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function applies a patch.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Note *addr* must be a pointer to a signed message block.

See the *SECO API Reference Guide* for more info.

**16.27.2.23 sc\_seco\_set\_mono\_counter\_partition()**

```
sc_err_t sc_seco_set_mono_counter_partition (
    sc_ipc_t ipc,
    uint16_t * she )
```

This function partitions the monotonic counter.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

**Parameters**

in	<i>ipc</i>	IPC handle
in, out	<i>she</i>	pointer to number of SHE bits

SECO uses an OTP monotonic counter to protect the SHE and HSM key-stores from roll-back attack. This function is used to define the number of monotonic counter bits allocated to SHE use. Two monotonic counter bits are used to store this information while the remaining bits are allocated to the HSM user. This function must be called before any SHE or HSM key stores are created in the system, otherwise the default configuration is applied. Returns the actual number of SHE bits.

If the partition has been already configured, any attempt to re-configure the SHE partition to a different value will result in a failure response.

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See the *SECO API Reference Guide* for more info.

**16.27.2.24 sc\_seco\_set\_fips\_mode()**

```
sc_err_t sc_seco_set_fips_mode (
    sc_ipc_t ipc,
    uint8_t mode,
    uint32_t * reason )
```

This function configures the SECO in FIPS mode.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can do this.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	FIPS mode
out	<i>reason</i>	pointer to return failure reason

This function permanently configures the SECO in FIPS approved mode. When in FIPS approved mode the following services will be disabled and receive a failure response:

- Encrypted boot is not supported
- Attestation is not supported
- Manufacturing protection is not supported
- DTCP load
- SHE services are not supported
- Assign JR is not supported (all JRs owned by SECO)

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_NOACCESS if caller does not have SC\_R\_SYSTEM access
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See the *SECO API Reference Guide* for more info.

#### 16.27.2.25 sc\_seco\_start\_rng()

```
sc_err_t sc_seco_start_rng (
    sc_ipc_t ipc,
    sc_seco_rng_stat_t * status )
```

This function starts the random number generator.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>status</i>	pointer to return state of RNG

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

The RNG is started automatically after all CPUs are booted. This function can be used to start earlier and to check the status.

See the *SECO API Reference Guide* for more info.

#### 16.27.2.26 sc\_seco\_sab\_msg()

```
sc_err_t sc_seco_sab_msg (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function sends a generic signed message to the SECO SHE/HSM components.



**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Note *addr* must be a pointer to a signed message block.

See the *SECO API Reference Guide* for more info.

**16.27.2.27 sc\_seco\_secvio\_enable()**

```
sc_err_t sc_seco_secvio_enable (  
    sc_ipc_t ipc )
```

This function is used to enable security violation and tamper interrupts.

These are then reported using the IRQ service via the SC\_IRQ\_SECVIO interrupt. Note it is automatically enabled at boot.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

**Returns**

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,

- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

The security violation interrupt is self-masking. Once it is cleared in the SNVS it must be re-enabled using this function.

#### 16.27.2.28 sc\_seco\_secvio\_config()

```
sc_err_t sc_seco_secvio_config (
    sc_ipc_t ipc,
    uint8_t id,
    uint8_t access,
    uint32_t * data0,
    uint32_t * data1,
    uint32_t * data2,
    uint32_t * data3,
    uint32_t * data4,
    uint8_t size )
```

This function is used to read/write SNVS security violation and tamper registers.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	register ID
in	<i>access</i>	0=read, 1=write
in	<i>data0</i>	pointer to data to read or write
in	<i>data1</i>	pointer to data to read or write
in	<i>data2</i>	pointer to data to read or write
in	<i>data3</i>	pointer to data to read or write
in	<i>data4</i>	pointer to data to read or write
in	<i>size</i>	number of valid data words

##### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

Unused data words can be passed a NULL pointer.

See AHAB\_MANAGE\_SNVS\_REQ in the *SECO API Reference Guide* for more info.

### 16.27.2.29 sc\_seco\_secvio\_dgo\_config()

```
sc_err_t sc_seco_secvio_dgo_config (
    sc_ipc_t ipc,
    uint8_t id,
    uint8_t access,
    uint32_t * data )
```

This function is used to read/write SNVS security violation and tamper DGO registers.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	register ID
in	<i>access</i>	0=read, 1=write
in	<i>data</i>	pointer to data to read or write

#### Returns

Returns and error code (SC\_ERR\_NONE = success).

Return errors codes:

- SC\_ERR\_NOACCESS if caller does not own SC\_R\_SECVIO,
- SC\_ERR\_UNAVAILABLE if SECO not available,
- SC\_ERR\_IPC if SECO response has bad header tag or size,
- SC\_ERR\_VERSION if SECO response has bad version,
- Others, see the [Security Service Detailed Description](#) section

See AHAB\_MANAGE\_SNVS\_DGO\_REQ in the *SECO API Reference Guide* for more info.

### 16.27.2.30 seco\_image\_load()

```
sc_err_t seco_image_load (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

Internal SC function to load a SECO image.

See also

[sc\\_seco\\_image\\_load\(\)](#).

**16.27.2.31 seco\_authenticate()**

```
sc_err_t seco_authenticate (
    sc_rm_pt_t caller_pt,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

Internal SC function to authenticate a SECO image or command.

See also

[sc\\_seco\\_authenticate\(\)](#).

**16.27.2.32 seco\_enh\_authenticate()**

```
sc_err_t seco_enh_authenticate (
    sc_rm_pt_t caller_pt,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr,
    uint32_t mask1,
    uint32_t mask2 )
```

Internal SC function to authenticate a SECO image or command ( enhanced version).

See also

[sc\\_seco\\_enh\\_authenticate\(\)](#).

**16.27.2.33 seco\_load\_key()**

```
sc_err_t seco_load_key (
    sc_rm_pt_t caller_pt,
    uint32_t id,
    sc_faddr_t addr )
```

Internal SC function to load a SECO key.

See also

[sc\\_seco\\_load\\_key\(\)](#).

**16.27.2.34 seco\_gen\_key\_blob()**

```
sc_err_t seco_gen_key_blob (
    sc_rm_pt_t caller_pt,
    uint32_t id,
    sc_faddr_t load_addr,
    sc_faddr_t export_addr,
    uint16_t max_size )
```

Internal SC function to generate a key blob.

See also

[sc\\_seco\\_gen\\_key\\_blob\(\)](#).

**16.27.2.35 seco\_fuse\_write()**

```
sc_err_t seco_fuse_write (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely write a group of fuse words.

See also

[sc\\_seco\\_fuse\\_write\(\)](#).

**16.27.2.36 seco\_patch()**

```
sc_err_t seco_patch (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to apply a patch.

See also

[sc\\_seco\\_patch\(\)](#).

**16.27.2.37 seco\_set\_mono\_counter\_partition()**

```
sc_err_t seco_set_mono_counter_partition (
    sc_rm_pt_t caller_pt,
    uint16_t * she )
```

Internal SC function to partition the monotonic counter.

See also

[sc\\_seco\\_set\\_mono\\_counter\\_partition\(\)](#).

**16.27.2.38 seco\_set\_fips\_mode()**

```
sc_err_t seco_set_fips_mode (
    sc_rm_pt_t caller_pt,
    uint8_t mode,
    uint32_t * reason )
```

Internal SC function to set FIPS mode.

See also

[sc\\_seco\\_set\\_fips\\_mode\(\)](#).

**16.27.2.39 seco\_start\_rng()**

```
sc_err_t seco_start_rng (
    sc_rm_pt_t caller_pt,
    sc_seco_rng_stat_t * status )
```

Internal SC function to start the RNG.

See also

[sc\\_seco\\_start\\_rng\(\)](#).

**16.27.2.40 seco\_enable\_debug()**

```
sc_err_t seco_enable_debug (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely enable debug.

See also

[sc\\_seco\\_enabled\\_debug\(\)](#).

**16.27.2.41 seco\_forward\_lifecycle()**

```
sc_err_t seco_forward_lifecycle (
    sc_rm_pt_t caller_pt,
    uint32_t change )
```

Internal SC function to update the lifecycle.

See also

[sc\\_seco\\_forward\\_lifecycle\(\)](#).

**16.27.2.42 seco\_return\_lifecycle()**

```
sc_err_t seco_return_lifecycle (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely reverse the lifecycle.

See also

[sc\\_seco\\_return\\_lifecycle\(\)](#).

**16.27.2.43 seco\_build\_info()**

```
void seco_build_info (
    sc_rm_pt_t caller_pt,
    uint32_t * version,
    uint32_t * commit )
```

Internal SC function to return SECO FW version info.

See also

[sc\\_seco\\_build\\_info\(\)](#).

#### 16.27.2.44 seco\_chip\_info()

```
sc_err_t seco_chip_info (
    sc_rm_pt_t caller_pt,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

Internal SC function to return SECO chip info.

See also

[sc\\_seco\\_chip\\_info\(\)](#).

#### 16.27.2.45 seco\_get\_event()

```
sc_err_t seco_get_event (
    sc_rm_pt_t caller_pt,
    uint8_t idx,
    uint32_t * event )
```

Internal SC function to return an event from the SECO error log.

See also

[sc\\_seco\\_get\\_event\(\)](#).

#### 16.27.2.46 seco\_attest\_mode()

```
sc_err_t seco_attest_mode (
    sc_rm_pt_t caller_pt,
    uint32_t mode )
```

Internal SC function to set the attestation mode.

See also

[sc\\_seco\\_attest\\_mode\(\)](#).



**16.27.2.47 seco\_attest()**

```
sc_err_t seco_attest (
    sc_rm_pt_t caller_pt,
    uint64_t nonce )
```

Internal SC function to request atestation.

See also

[sc\\_seco\\_attest\(\)](#).

**16.27.2.48 seco\_get\_attest\_pkey()**

```
sc_err_t seco_get_attest_pkey (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve atestation public key.

See also

[sc\\_seco\\_get\\_attest\\_pkey\(\)](#).

**16.27.2.49 seco\_get\_attest\_sign()**

```
sc_err_t seco_get_attest_sign (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve atestation signature and parameters.

See also

[sc\\_seco\\_get\\_attest\\_sign\(\)](#).

**16.27.2.50 seco\_attest\_verify()**

```
sc_err_t seco_attest_verify (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to verify atestation.

See also

[sc\\_seco\\_attest\\_verify\(\)](#).

**16.27.2.51 seco\_commit()**

```
sc_err_t seco_commit (
    sc_rm_pt_t caller_pt,
    uint32_t * info )
```

Internal SC function to commit SRK/FW changes.

See also

[sc\\_seco\\_commit\(\)](#).

**16.27.2.52 seco\_get\_mp\_key()**

```
sc_err_t seco_get_mp_key (
    sc_rm_pt_t caller_pt,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

Internal SC function to get manufacturing protection public key.

See also

[sc\\_seco\\_get\\_mp\\_key\(\)](#).

**16.27.2.53 seco\_update\_mpmr()**

```
sc_err_t seco_update_mpmr (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr,
    uint8_t size,
    uint8_t lock )
```

Internal SC function to update manufacturing protection message register.

See also

[sc\\_seco\\_update\\_mpmr\(\)](#).

**16.27.2.54 seco\_get\_mp\_sign()**

```
sc_err_t seco_get_mp_sign (
    sc_rm_pt_t caller_pt,
    sc_faddr_t msg_addr,
    uint16_t msg_size,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

Internal SC function to get manufacturing protection signature.

See also

[sc\\_seco\\_get\\_mp\\_sign\(\)](#).

**16.27.2.55 seco\_sab\_msg()**

```
sc_err_t seco_sab_msg (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to send a generic signed message to the SECO SHE/HSM components.

See also

[sc\\_seco\\_sab\\_msg\(\)](#).

**16.27.2.56 seco\_secvio\_enable()**

```
sc_err_t seco_secvio_enable (
    sc_rm_pt_t caller_pt )
```

Internal SC function to enable the security violation interrupt.

See also

[sc\\_seco\\_secvio\\_enable\(\)](#).

**16.27.2.57 seco\_secvio\_config()**

```
sc_err_t seco_secvio_config (
    sc_rm_pt_t caller_pt,
    uint8_t id,
    uint8_t access,
    uint32_t * data0,
    uint32_t * data1,
    uint32_t * data2,
    uint32_t * data3,
    uint32_t * data4,
    uint8_t size )
```

Internal SC function to read/write SNVS security violation and tamper registers.

See also

[sc\\_seco\\_secvio\\_config\(\)](#).

**16.27.2.58 seco\_secvio\_dgo\_config()**

```
sc_err_t seco_secvio_dgo_config (
    sc_rm_pt_t caller_pt,
    uint8_t id,
    uint8_t access,
    uint32_t * data )
```

Internal SC function to read/write SNVS security violation and tamper DGO registers.

See also

[sc\\_seco\\_secvio\\_dgo\\_config\(\)](#).

## 16.28 RM: Resource Management Service

Module for the Resource Management (RM) service.

### Macros

- `#define SC_SS_IDX_W 8U`  
*Width of SS index.*
- `#define SC_PT_ALL SC_RM_NUM_PARTITION`  
*Define used to indicate function should apply to all partitions.*

### Typedefs

- `typedef uint8_t sc_rm_pt_t`  
*This type is used to declare a resource partition.*
- `typedef uint8_t sc_rm_mr_t`  
*This type is used to declare a memory region.*
- `typedef uint8_t sc_rm_did_t`  
*This type is used to declare a resource domain ID used by the isolation HW.*
- `typedef uint16_t sc_rm_sid_t`  
*This type is used to declare an SMMU StreamID.*
- `typedef uint8_t sc_rm_spa_t`  
*This type is used to declare master transaction attributes.*
- `typedef uint8_t sc_rm_perm_t`  
*This type is used to declare a resource/memory region access permission.*
- `typedef uint8_t sc_rm_det_t`  
*This type is used to indicate memory region transactions should detour to the IEE.*
- `typedef uint8_t sc_rm_rmsg_t`  
*This type is used to assign an RMSG value to a memory region.*
- `typedef uint8_t sc_ss_idx_t`  
*Type for a ss resource index.*

### Variables

- `uint8_t rm_max_did`  
*Max domain used.*

## Defines for type widths

- #define `SC_RM_PARTITION_W` 5U  
*Width of `sc_rm_pt_t`.*
- #define `SC_RM_MEMREG_W` 6U  
*Width of `sc_rm_mr_t`.*
- #define `SC_RM_DID_W` 4U  
*Width of `sc_rm_did_t`.*
- #define `SC_RM_SID_W` 6U  
*Width of `sc_rm_sid_t`.*
- #define `SC_RM_SPA_W` 2U  
*Width of `sc_rm_spa_t`.*
- #define `SC_RM_PERM_W` 3U  
*Width of `sc_rm_perm_t`.*
- #define `SC_RM_DET_W` 1U  
*Width of `sc_rm_det_t`.*
- #define `SC_RM_RMSG_W` 4U  
*Width of `sc_rm_rmsg_t`.*

## Defines for ALL parameters

- #define `SC_RM_PT_ALL` ((`sc_rm_pt_t`) UINT8\_MAX)  
*All partitions.*
- #define `SC_RM_MR_ALL` ((`sc_rm_mr_t`) UINT8\_MAX)  
*All memory regions.*

## Defines for `sc_rm_spa_t`

- #define `SC_RM_SPA_PASSTHRU` 0U  
*Pass through (attribute driven by master)*
- #define `SC_RM_SPA_PASSSID` 1U  
*Pass through and output on SID.*
- #define `SC_RM_SPA_ASSERT` 2U  
*Assert (force to be secure/privileged)*
- #define `SC_RM_SPA_NEGATE` 3U  
*Negate (force to be non-secure/user)*

Defines for `sc_rm_perm_t`

- `#define SC_RM_PERM_NONE 0U`  
*No access.*
- `#define SC_RM_PERM_SEC_R 1U`  
*Secure RO.*
- `#define SC_RM_PERM_SECPRIV_RW 2U`  
*Secure privilege R/W.*
- `#define SC_RM_PERM_SEC_RW 3U`  
*Secure R/W.*
- `#define SC_RM_PERM_NS_PRIV_R 4U`  
*Secure R/W, non-secure privilege RO.*
- `#define SC_RM_PERM_NS_R 5U`  
*Secure R/W, non-secure RO.*
- `#define SC_RM_PERM_NS_PRIV_RW 6U`  
*Secure R/W, non-secure privilege R/W.*
- `#define SC_RM_PERM_FULL 7U`  
*Full access.*

## Partition Functions

- `sc_err_t sc_rm_partition_alloc` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`, `sc_bool_t secure`, `sc_bool_t isolated`, `sc_bool_t restricted`, `sc_bool_t grant`, `sc_bool_t coherent`)  
*This function requests that the SC create a new resource partition.*
- `sc_err_t sc_rm_set_confidential` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_bool_t retro`)  
*This function makes a partition confidential.*
- `sc_err_t sc_rm_partition_free` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function frees a partition and assigns all resources to the caller.*
- `sc_rm_did_t sc_rm_get_did` (`sc_ipc_t ipc`)  
*This function returns the DID of a partition.*
- `sc_err_t sc_rm_partition_static` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_did_t did`)  
*This function forces a partition to use a specific static DID.*
- `sc_err_t sc_rm_partition_lock` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)  
*This function locks a partition.*
- `sc_err_t sc_rm_get_partition` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`)  
*This function gets the partition handle of the caller.*
- `sc_err_t sc_rm_set_parent` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_pt_t pt_parent`)  
*This function sets a new parent for a partition.*
- `sc_err_t sc_rm_move_all` (`sc_ipc_t ipc`, `sc_rm_pt_t pt_src`, `sc_rm_pt_t pt_dst`, `sc_bool_t move_rsrc`, `sc_bool_t move_pads`)  
*This function moves all movable resources/pads owned by a source partition to a destination partition.*

## Resource Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_resource](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)  
*This function assigns ownership of a resource to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_resource\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)  
*This function flags resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_subsys\\_rsrc\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)  
*This function flags all of a subsystem's resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_attributes](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)  
*This function sets attributes for a resource which is a bus master (i.e.*
- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_sid](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) sid)  
*This function sets the StreamID for a resource which is a bus master (i.e.*
- [sc\\_err\\_t sc\\_rm\\_set\\_peripheral\\_permissions](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)  
*This function sets access permissions for a peripheral resource.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_owned](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function gets ownership status of a resource.*
- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_owner](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function is used to get the owner of a resource.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_master](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a bus master.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_peripheral](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a peripheral.*
- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_info](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) \*sid)  
*This function is used to obtain info about a resource.*

## Memory Region Functions

- [sc\\_err\\_t sc\\_rm\\_memreg\\_alloc](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC create a new memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_split](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC split an existing memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_frag](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC fragment a memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_free](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr)  
*This function frees a memory region.*
- [sc\\_err\\_t sc\\_rm\\_find\\_memreg](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*Internal SC function to find a memory region.*
- [sc\\_err\\_t sc\\_rm\\_assign\\_memreg](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_mr\\_t](#) mr)  
*This function assigns ownership of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_set\\_memreg\\_permissions](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)  
*This function sets access permissions for a memory region.*
- [sc\\_err\\_t sc\\_rm\\_set\\_memreg\\_iee](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_det\\_t](#) det, [sc\\_rm\\_rmsg\\_t](#) rmsg)  
*This function configures the IEE parameters for a memory region.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_memreg\\_owned](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr)  
*This function gets ownership status of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_get\\_memreg\\_info](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_faddr\\_t](#) \*addr\_start, [sc\\_faddr\\_t](#) \*addr\_end)  
*This function is used to obtain info about a memory region.*



## Pad Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_pad](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pad\\_t](#) pad)  
*This function assigns ownership of a pad to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_pad\\_movable](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_pad\\_t](#) pad\_fst, [sc\\_pad\\_t](#) pad\_lst, [sc\\_bool\\_t](#) movable)  
*This function flags pads as movable or not.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_pad\\_owned](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_pad\\_t](#) pad)  
*This function gets ownership status of a pad.*

## Debug Functions

- void [sc\\_rm\\_dump](#) ([sc\\_ipc\\_t](#) ipc)  
*This function dumps the RM state for debug.*

## Internal Functions

- void [rm\\_init](#) ([sc\\_bool\\_t](#) api\_phase)  
*Internal SC function to initialize the RM service.*
- [sc\\_err\\_t rm\\_reserve\\_static\\_pt](#) ([sc\\_rm\\_pt\\_t](#) num)  
*Internal SC function to specify the number of static partitions.*
- [sc\\_err\\_t rm\\_reserve\\_static\\_did](#) ([sc\\_rm\\_did\\_t](#) num)  
*Internal SC function to specify the number of static domains.*
- [sc\\_err\\_t rm\\_partition\\_alloc](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) \*pt, [sc\\_bool\\_t](#) secure, [sc\\_bool\\_t](#) isolated, [sc\\_bool\\_t](#) restricted, [sc\\_bool\\_t](#) grant, [sc\\_bool\\_t](#) coherent)  
*Internal SC function to request that the SC create a new resource partition.*
- [sc\\_err\\_t rm\\_set\\_confidential](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) retro)  
*Internal SC function to make a partition confidential.*
- [sc\\_err\\_t rm\\_partition\\_free](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to free a partition and assigns all resources to the caller.*
- [sc\\_err\\_t rm\\_get\\_partition](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) \*pt)  
*Internal SC function to get the partition handle of the caller.*
- [sc\\_bool\\_t rm\\_is\\_partition\\_used](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to determine if a partition is enabled (used) or not.*
- [sc\\_bool\\_t rm\\_is\\_secure\\_partition](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to get the security state of partition.*
- [sc\\_bool\\_t rm\\_is\\_partition\\_isolated](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to get the isolation state of partition.*
- [sc\\_bool\\_t rm\\_is\\_sys\\_access](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to return if the partition has system access.*
- [sc\\_rm\\_pt\\_t rm\\_get\\_partition\\_parent](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to return the parent of a partition.*
- [sc\\_rm\\_did\\_t rm\\_get\\_did](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to get the DID of the caller's partition.*
- [sc\\_err\\_t rm\\_partition\\_static](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_did\\_t](#) did)  
*Internal SC function to force a partition to use a specific static DID.*
- [sc\\_err\\_t rm\\_partition\\_lock](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt)

*Internal SC function to lock a partition.*

- `sc_err_t rm_set_parent (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_pt_t pt_parent)`

*Internal SC function to set a new parent for a partition.*

- `sc_bool_t rm_is_parent (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`

*Internal SC function to check if caller is the parent of a partition.*

- `sc_bool_t rm_check_ancestor (sc_rm_pt_t caller_pt, sc_rm_pt_t pt_owner)`

*Internal SC function to check if caller is an ancestor of owner.*

- `sc_err_t rm_move_all (sc_rm_pt_t caller_pt, sc_rm_pt_t pt_src, sc_rm_pt_t pt_dst, sc_bool_t move_rsrc, sc_bool_t move_pads)`

*Internal SC function to move all resources/pads owned by a source partition to a destination partition.*

- `sc_err_t rm_assign_resource (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rsrc_t resource)`

*Internal SC function to assign ownership of a resource to a partition.*

- `sc_err_t rm_set_resource_movable (sc_rm_pt_t caller_pt, sc_rsrc_t resource_fst, sc_rsrc_t resource_lst, sc_bool_t movable)`

*Internal SC function to flag resource as movable or not.*

- `sc_err_t rm_set_subsys_rsrc_movable (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t movable)`

*Internal SC function to flag all of a subsystem's resources as movable or not.*

- `sc_err_t rm_set_master_attributes (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_spa_t sa, sc_rm_spa_t pa, sc_bool_t smmu_bypass)`

*Internal SC function to set attributes for a resource which is a bus master (i.e.*

- `sc_err_t rm_set_master_sid (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_sid_t sid)`

*Internal SC function to set the StreamID for a resource which is a bus master (i.e.*

- `sc_err_t rm_update_master (sc_rm_idx_t idx)`

*Internal SC function to update a master resource.*

- `sc_err_t rm_set_peripheral_permissions (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_pt_t pt, sc_rm_perm_t perm)`

*Internal SC function to set access permissions for a peripheral resource.*

- `sc_err_t rm_update_peripheral (sc_rm_idx_t idx)`

*Internal SC function to update a peripheral resource.*

- `void rm_update_resource (sc_rsrc_t resource)`

*Internal SC function to update a resource in HW.*

- `void rm_get_ridx_ss_info (sc_rm_idx_t idx, sc_sub_t *ss, sc_ss_idx_t *ss_idx)`

*Internal SC function to return subsystem specific info about a resource.*

- `sc_bool_t rm_check_map_ridx (sc_rsrc_t resource, sc_rm_idx_t *idx)`

*Internal SC function to check the validity of a resource and return the unified resource index.*

- `void rm_check_map_ridx_v (sc_rsrc_t resource, sc_rm_idx_t *idx)`

*Internal SC function to check the validity of a resource and return the unified resource index.*

- `sc_bool_t rm_is_resource_owned (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

*Internal SC function to get ownership status of a resource.*

- `sc_bool_t rm_is_ridx_owned (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`

*Internal SC function to check if a resource is owned by the caller.*

- `sc_bool_t rm_is_resource_avail (sc_rsrc_t resource)`

*Internal SC function to check if a resource is available.*

- `sc_bool_t rm_is_ridx_avail (sc_rm_idx_t idx)`

*Internal SC function to check if a resource is available.*

- `sc_bool_t rm_is_resource_access_allowed (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

*Internal SC function to get access rights of a resource.*

- `sc_bool_t rm_is_ridx_access_allowed (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`

- Internal SC function to check if a resource is controllable by the caller.*

  - `sc_err_t rm_get_resource_owner (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_pt_t *pt)`
- Internal SC function to return the owner partition for a resource.*

  - `void rm_get_idx_owner (sc_rm_idx_t idx, sc_rm_pt_t *pt)`
- Internal SC function to return the owning partition for a resource.*

  - `sc_bool_t rm_is_resource_master (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function used to test if a resource is a bus master.*

  - `sc_bool_t rm_is_idx_master (sc_rm_idx_t idx)`
- Internal SC function to check if a resource is a master.*

  - `sc_bool_t rm_is_resource_peripheral (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function used to test if a resource is a peripheral.*

  - `sc_bool_t rm_is_idx_peripheral (sc_rm_idx_t idx)`
- Internal SC function to check if a resource is a peripheral.*

  - `sc_err_t rm_get_resource_info (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_sid_t *sid)`
- Internal SC function used to obtain info about a resource.*

  - `sc_bool_t rm_idx_block (sc_rm_idx_t idx, sc_bool_t block)`
- Internal SC function to control if a access to a resource should be blocked via HW.*

  - `sc_err_t rm_memreg_alloc (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to request that the SC create a new memory region.*

  - `sc_err_t rm_memreg_split (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to split a memory region.*

  - `sc_err_t rm_memreg_frag (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr↵_end)`
- Internal SC function to fragment a memory region.*

  - `sc_err_t rm_memreg_free (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
- Internal SC function to free a memory region.*

  - `sc_err_t rm_find_memreg (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to find a memory region.*

  - `sc_err_t rm_assign_memreg (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_mr_t mr)`
- Internal SC function to assign ownership of a memory region.*

  - `sc_err_t rm_set_memreg_permissions (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_pt_t pt, sc_rm_perm_t perm)`
- Internal SC function to set access permissions for a memory region.*

  - `sc_err_t rm_set_memreg_iee (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_det_t det, sc_rm_rmsg_t rmsg)`
- Internal SC function to set configure IEE parameters for a mem region.*

  - `sc_bool_t rm_is_memreg_owned (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
- Internal SC function to get ownership status of a memory region.*

  - `sc_err_t rm_get_memreg_info (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_faddr_t *addr_start, sc_faddr_t *addr↵_end)`
- Internal SC function used to obtain info about a memory region.*

  - `sc_err_t rm_assign_pad (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pad_t pad)`
- Internal SC function to assign ownership of a pad to a partition.*

  - `sc_err_t rm_set_pad_movable (sc_rm_pt_t caller_pt, sc_pad_t pad_first, sc_pad_t pad_last, sc_bool_t movable)`
- Internal SC function to flag pad as movable or not.*

  - `sc_bool_t rm_is_pad_owned (sc_rm_pt_t caller_pt, sc_pad_t pad)`
- Internal SC function to get ownership status of a pad.*

  - `sc_err_t rm_get_pad_owner (sc_pad_t pad, sc_rm_pt_t *pt)`

*Internal SC function to get the owner of a pad.*

- void `rm_enable_blocking` (void)

*Enable blocking of resources powered off.*

- `sc_err_t` `rm_init_subsys` (`sc_sub_t` ss, `sc_bool_t` block\_enb)

*Internal SC function to reload a subsystem's XRDC info after a power on.*

- void `rm_dump` (`sc_rm_pt_t` caller\_pt)

*Internal SC function to dump RM state for debug.*

## Debug Functions

- void `rm_dump_partition` (`sc_rm_pt_t` pt)

*Internal SC function to dump the internal partition state of the RM service.*

- void `rm_dump_resources` (`sc_rm_pt_t` pt)

*Internal SC function to dump the internal resource state of the RM service.*

- void `rm_dump_memregs` (`sc_rm_pt_t` pt)

*Internal SC function to dump the internal memory state of the RM service.*

- void `rm_dump_pads` (`sc_rm_pt_t` pt)

*Internal SC function to dump the internal pad state of the RM service.*

## 16.28.1 Detailed Description

Module for the Resource Management (RM) service.

The following SCFW resource manager (RM) code is an example of how to create a partition for an M4 core and its resources. This could be run from another core, an SCD, or be embedded into board.c.

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an `sc_ipc_open()` and `sc_ipc_close()` function to manage this. The `sc_ipc_open()` takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Note all this configuration can be done with the M4 subsystem powered off. It will be loaded when the M4 is powered on.

```
00001 sc_rm_pt_t pt_m4_0;
00002 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;
00003
00004 //sc_rm_dump(ipc);
00005
00006 /* Mark all resources as not movable */
00007 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
00008 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);
00009
00010 /* Allocate M4_0 partition */
00011 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
00012                      SC_FALSE);
00013
00014 /* Mark all M4_0 subsystem resources as movable */
00015 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
00016 sc_rm_set_pad_movable(ipc, SC_P_ADC_IN3, SC_P_ADC_IN2, SC_TRUE);
00017
00018 /* Keep some resources in the parent partition */
00019 sc_rm_set_resource_movable(ipc, SC_R_M4_0_PID1, SC_R_M4_0_PID4,
00020                          SC_FALSE);
00021 sc_rm_set_resource_movable(ipc, SC_R_M4_0_MU_0A0, SC_R_M4_0_MU_0A3,
```

```

00022     SC_FALSE);
00023
00024 /* Move some resource not in the M4_0 subsystem */
00025 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,
00026     SC_TRUE);
00027 sc_rm_set_resource_movable(ipc, SC_R_M4_1_MU_0A0, SC_R_M4_1_MU_0A0,
00028     SC_TRUE);
00029
00030 /* Move everything flagged as movable */
00031 sc_rm_move_all(ipc, pt, pt_m4_0, SC_TRUE, SC_TRUE);
00032
00033 /* Allow all to access the SEMA42 */
00034 sc_rm_set_peripheral_permissions(ipc, pt_m4_0, SC_R_M4_0_SEMA42,
00035     SC_RM_PT_ALL, SC_RM_PERM_FULL);
00036
00037 /* Move M4_0 TCM */
00038 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
00039 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
00040
00041 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
00042 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
00043 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFF);
00044
00045 /* Reserve DDR for M4_0 */
00046 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFF);
00047 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
00048
00049 //sc_rm_dump(ipc);

```

First, variables are declared to hold return partition and memory region handles.

```

00000 sc_rm_pt_t pt_m4_0;
00001 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;

```

Optionally, call `sc_rm_dump()` to dump the state of the RM to the SCFW debug UART.

```

00002 //sc_rm_dump(ipc);

```

Mark resources and pins as movable or not movable to the new partition. By default, all resources are marked as movable. Marking all as movable or not movable first depends on how many resources are to be moved and which is the most efficient. Marking does not move the resource yet. Note, that it is also possible to assign resources individually using `sc_rm_assign_resource()`.

```

00004 /* Mark all resources as not movable */
00006 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
00007 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);

```

The `sc_rm_partition_alloc()` function call requests that the SC create a new partition to contain the M4 system. This function does not access the hardware at all. It allocates a new partition and returns a partition handle (`pt_m4_0`). The partition is marked non-secure as `secure=SC_FALSE`. Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the TZPROT signal.

```

00008 /* Allocate M4_0 partition */
00010 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
00011     SC_FALSE);

```

Now mark some resources as movable. `sc_rm_set_subsys_rsrc_movable()` can be used to mark all resources in a HW subsystem. `sc_rm_set_pad_movable()` is used to mark some pads (i.e. pins) as movable.

```

00012 /* Mark all M4_0 subsystem resources as movable */
00014 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
00015 sc_rm_set_pad_movable(ipc, SC_P_ADC_IN3, SC_P_ADC_IN2, SC_TRUE);

```

Then mark some resources in the M4\_0 subsystem (all marked movable above) as not movable using `sc_rm_set_resource_movable()`. In this case the process IDs used to access memory owned by other partitions as well as the MUs used for others to communicate with the M4 need to be left with the parent partition.

```

00016 /* Keep some resources in the parent partition */

```

```

00018 sc_rm_set_resource_movable(ipc, SC_R_M4_0_PID1, SC_R_M4_0_PID4,
00019     SC_FALSE);
00020 sc_rm_set_resource_movable(ipc, SC_R_M4_0_MU_0A0, SC_R_M4_0_MU_0A3,
00021     SC_FALSE);

```

Move some resources in other subsystems. The new partition will require access to the IRQ Steer module which routes interrupts to this M4's NVIC. In this example, it also needs access to one of the M4\_1 MUs.

```

00022 /* Move some resource not in the M4_0 subsystem */
00024 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,

```

Now assign (i.e. move) everything marked as movable. At this point, all these resources are in the new partition and HW will enforce isolation.

```

00025 /* Move everything flagged as movable */
00030 sc_rm_move_all(ipc, pt, pt_m4_0, SC_TRUE, SC_TRUE);

```

Allow others to access some of the new partitions resources. In this case, the SEMA42 IP works by allowing multiple CPUs to access and acquire the semaphore.

```

00031 /* Allow all to access the SEMA42 */
00033 sc_rm_set_peripheral_permissions(ipc, pt_m4_0, SC_R_M4_0_SEMA42,
00034     SC_RM_PT_ALL, SC_RM_PERM_FULL);

```

Now assign the M4\_0 TCM to the M4 partition. Note the M4 can always access its TCM. This action prevents the parent (current owner of the M4 TCM) from accessing. This should only be done after code for the M4 has been loaded into the TCM. Code loading will require the M4 subsystem already be powered on.

```

00035 /* Move M4_0 TCM */
00037 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
00038 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);

```

Next is to carve out some DDR for the M4. In this case, the memory is in the middle of the DDR so the DDR has to be split into three regions. First is to split off the end portion and keep this with the parent. Next is then to split off the end of the remaining part and assign this to the M4.

```

00039 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
00041 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
00042 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFF);
00043
00044 /* Reserve DDR for M4_0 */
00045 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFF);
00046 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);

```

Optionally, call `sc_rm_dump()` to dump the state of the RM to the SCFW debug UART.

```

00047 //sc_rm_dump(ipc);

```

At this point, the M4 can be powered on (if not already) and the M4 can be started using `sc_pm_boot()`. *Do NOT start the CPU using `sc_pm_cpu_start()` as that function is for starting a secondary CPU in the calling core's partition.* In this case, the core is in another partition that needs to be booted.

Refer to the SoC-specific RESOURCES for a list of resources.

## 16.28.2 Typedef Documentation

16.28.2.1 `sc_rm_perm_t`

```
typedef uint8_t sc_rm_perm_t
```

This type is used to declare a resource/memory region access permission.

Refer to the XRDC2 Block Guide for more information.

16.28.2.2 `sc_rm_rmsg_t`

```
typedef uint8_t sc_rm_rmsg_t
```

This type is used to assign an RMSG value to a memory region.

This value is sent to the IEE.

## 16.28.3 Function Documentation

16.28.3.1 `sc_rm_partition_alloc()`

```
sc_err_t sc_rm_partition_alloc (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt,
    sc_bool_t secure,
    sc_bool_t isolated,
    sc_bool_t restricted,
    sc_bool_t grant,
    sc_bool_t coherent )
```

This function requests that the SC create a new resource partition.

## Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for partition; used for subsequent function calls associated with this partition
in	<i>secure</i>	boolean indicating if this partition should be secure; only valid if caller is secure
in	<i>isolated</i>	boolean indicating if this partition should be HW isolated via XRDC; set SC_TRUE if new DID is desired
in	<i>restricted</i>	boolean indicating if this partition should be restricted; set SC_TRUE if masters in this partition cannot create new partitions
in	<i>grant</i>	boolean indicating if this partition should always grant access and control to the parent
in	<i>coherent</i>	boolean indicating if this partition is coherent; set SC_TRUE if only this partition will contain both AP clusters and they will be coherent via the CCI

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_ERR\_PARM if caller's partition is not secure but a new secure partition is requested,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_UNAVAILABLE if partition table is full (no more allocation space)

Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the secure signal. Basically, if TrustZone SW is used, the Cortex-A cores and peripherals the TZ SW will use should be in a secure partition. Almost all other partitions (for a non-secure OS or M4 cores) should be in non-secure partitions.

Isolated should be true for almost all partitions. The exception is the non-secure partition for a Cortex-A core used to run a non-secure OS. This isn't isolated by domain but is instead isolated by the TZ security hardware.

If restricted then the new partition is limited in what functions it can call, especially those associated with managing partitions.

The grant option is usually used to isolate a bus master's traffic to specific memory without isolating the peripheral interface of the master or the API controls of that master. This is only used when creating a sub-partition with no CPU. It's useful to separate out a master and the memory it uses.

**16.28.3.2 sc\_rm\_set\_confidential()**

```
sc_err_t sc_rm_set_confidential (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_bool_t retro )
```

This function makes a partition confidential.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition that is granting
in	<i>retro</i>	retroactive

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if *pt* out of range,



- SC\_ERR\_NOACCESS if caller's not allowed to change *pt*
- SC\_ERR\_LOCKED if partition *pt* is locked

Call to make a partition confidential. Confidential means only this partition should be able to grant access permissions to this partition.

If retroactive, then all resources owned by other partitions will have access rights for this partition removed, even if locked.

### 16.28.3.3 sc\_rm\_partition\_free()

```
sc_err_t sc_rm_partition_free (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function frees a partition and assigns all resources to the caller.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to free

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if *pt* out of range or invalid,
- SC\_ERR\_NOACCESS if *pt* is the SC partition,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if *pt* or caller's partition is locked

All resources, memory regions, and pads are assigned to the caller/parent. The partition watchdog is disabled (even if locked). DID is freed.

### 16.28.3.4 sc\_rm\_get\_did()

```
sc_rm_did_t sc_rm_get_did (
    sc_ipc_t ipc )
```

This function returns the DID of a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

**Returns**

Returns the domain ID (DID) of the caller's partition.

The DID is a SoC-specific internal ID used by the HW resource protection mechanism. It is only required by clients when using the SEMA42 module as the DID is sometimes connected to the master ID.

**16.28.3.5 sc\_rm\_partition\_static()**

```
sc_err_t sc_rm_partition_static (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_did_t did )
```

This function forces a partition to use a specific static DID.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>did</i>
in	<i>did</i>	static DID to assign

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if *pt* or *did* out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if *pt* is locked

Assumes no assigned resources or memory regions yet! The number of static DID is fixed by the SC at boot.

**16.28.3.6 sc\_rm\_partition\_lock()**

```
sc_err_t sc_rm_partition_lock (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function locks a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to lock

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *pt* out of range,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*

If a partition is locked it cannot be freed, have resources/pads assigned to/from it, memory regions created/assigned, DID changed, or parent changed.

**16.28.3.7 sc\_rm\_get\_partition()**

```
sc_err_t sc_rm_get_partition (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt )
```

This function gets the partition handle of the caller.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for caller's partition

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.8 sc\_rm\_set\_parent()**

```
sc_err_t sc_rm_set_parent (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_pt_t pt_parent )
```

This function sets a new parent for a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition for which parent is to be changed
in	<i>pt_parent</i>	handle of partition to set as parent

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the parent of *pt*,
- SC\_ERR\_LOCKED if either partition is locked

**16.28.3.9 sc\_rm\_move\_all()**

```
sc_err_t sc_rm_move_all (
    sc_ipc_t ipc,
    sc_rm_pt_t pt_src,
    sc_rm_pt_t pt_dst,
    sc_bool_t move_rsrc,
    sc_bool_t move_pads )
```

This function moves all movable resources/pads owned by a source partition to a destination partition.

It can be used to more quickly set up a new partition if a majority of the caller's resources are to be moved to a new partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt_src</i>	handle of partition from which resources should be moved from
in	<i>pt_dst</i>	handle of partition to which resources should be moved to
in	<i>move_rsrc</i>	boolean to indicate if resources should be moved
in	<i>move_pads</i>	boolean to indicate if pads should be moved

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

By default, all resources are movable. This can be changed using the [sc\\_rm\\_set\\_resource\\_movable\(\)](#) function. Note all masters defaulted to SMMU bypass.

**Return errors:**

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not *pt\_src* or the parent of *pt\_src*,
- SC\_ERR\_LOCKED if either partition is locked

**16.28.3.10 sc\_rm\_assign\_resource()**

```
sc_err_t sc_rm_assign_resource (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rsrc_t resource )
```

This function assigns ownership of a resource to a partition.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which resource should be assigned
in	<i>resource</i>	resource to assign

This function assigned a resource to a partition. This partition is then the owner. All resources always have an owner (one owner). The owner has various rights to make API calls affecting the resource. Ownership does not imply access to the peripheral itself (that is based on access rights).

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

This action resets the resource's master and peripheral attributes. Privilege attribute will be PASSTHRU, security attribute will be ASSERT if the partition is secure and NEGATE if it is not, and masters will defaulted to SMMU bypass. Access permissions will reset to SEC\_RW for the owning partition only for secure partitions, FULL for non-secure. Default is no access by other partitions.

**Return errors:**

- SC\_ERR\_NOACCESS if caller's partition is restricted,

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

#### 16.28.3.11 `sc_rm_set_resource_movable()`

```
sc_err_t sc_rm_set_resource_movable (
    sc_ipc_t ipc,
    sc_rsrc_t resource_fst,
    sc_rsrc_t resource_lst,
    sc_bool_t movable )
```

This function flags resources as movable or not.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource_fst</i>	first resource for which flag should be set
in	<i>resource_lst</i>	last resource for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if resources are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a resource owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function is used to determine the set of resources that will be moved using the `sc_rm_move_all()` function. All resources are movable by default so this function is normally used to prevent a set of resources from moving.

#### 16.28.3.12 `sc_rm_set_subsys_rsrc_movable()`

```
sc_err_t sc_rm_set_subsys_rsrc_movable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_bool_t movable )
```

This function flags all of a subsystem's resources as movable or not.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to use to identify subsystem
in	<i>movable</i>	movable flag (SC_TRUE is movable)

A subsystem is a physical grouping within the chip of related resources; this is SoC specific. This function is used to optimize moving resource for these groupings, for instance, an M4 core and its associated resources. The list of subsystems and associated resources can be found in the SoC-specific API document Resources chapter.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if a function argument is out of range

Note *resource* is used to find the associated subsystem. Only resources owned by the caller are set.

**16.28.3.13 sc\_rm\_set\_master\_attributes()**

```
sc_err_t sc_rm_set_master_attributes (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_spa_t sa,
    sc_rm_spa_t pa,
    sc_bool_t smmu_bypass )
```

This function sets attributes for a resource which is a bus master (i.e. capable of DMA).

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sa</i>	security attribute
in	<i>pa</i>	privilege attribute
in	<i>smmu_bypass</i>	SMMU bypass mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of the resource owner,
- SC\_ERR\_LOCKED if the owning partition is locked

Masters are IP blocks that generate bus transactions. This function configures how the isolation HW will define these bus transactions from the specified master. Note the security attribute will only be changed if the caller's partition is secure.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

#### 16.28.3.14 sc\_rm\_set\_master\_sid()

```
sc_err_t sc_rm_set_master_sid (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_sid_t sid )
```

This function sets the StreamID for a resource which is a bus master (i.e.

capable of DMA).

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sid</i>	StreamID

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function configures the SID attribute associated with all bus transactions from this master. Note 0 is not a valid SID as it is reserved to indicate bypass.



16.28.3.15 `sc_rm_set_peripheral_permissions()`

```

sc_err_t sc_rm_set_peripheral_permissions (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )

```

This function sets access permissions for a peripheral resource.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	peripheral resource for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>resource</i> for <i>pt</i>

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the *pt* is confidential and the caller isn't *pt*

Peripherals are IP blocks that have a programming model that can be accessed.

This function configures how the isolation HW will restrict access to a peripheral based on the attributes of a transaction from bus master. It also allows the access permissions of SC\_R\_SYSTEM to be set.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

16.28.3.16 `sc_rm_is_resource_owned()`

```

sc_bool_t sc_rm_is_resource_owned (
    sc_ipc_t ipc,
    sc_rsrc_t resource )

```

This function gets ownership status of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

**Returns**

Returns a boolean (SC\_TRUE if caller's partition owns the resource).

If *resource* is out of range then SC\_FALSE is returned.

**16.28.3.17 sc\_rm\_get\_resource\_owner()**

```
sc_err_t sc_rm_get_resource_owner (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_pt_t * pt )
```

This function is used to get the owner of a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check
out	<i>pt</i>	pointer to return owning partition

**Returns**

Returns a boolean (SC\_TRUE if the resource is a bus master).

Return errors:

- SC\_PARM if arguments out of range or invalid

If *resource* is out of range then SC\_ERR\_PARM is returned.

**16.28.3.18 sc\_rm\_is\_resource\_master()**

```
sc_bool_t sc_rm_is_resource_master (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function is used to test if a resource is a bus master.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Masters are IP blocks that generate bus transactions. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

## Returns

Returns a boolean (SC\_TRUE if the resource is a bus master).

If *resource* is out of range then SC\_FALSE is returned.

16.28.3.19 `sc_rm_is_resource_peripheral()`

```
sc_bool_t sc_rm_is_resource_peripheral (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function is used to test if a resource is a peripheral.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Peripherals are IP blocks that have a programming model that can be accessed. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions)

## Returns

Returns a boolean (SC\_TRUE if the resource is a peripheral).

If *resource* is out of range then SC\_FALSE is returned.

16.28.3.20 `sc_rm_get_resource_info()`

```
sc_err_t sc_rm_get_resource_info (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_sid_t * sid )
```

This function is used to obtain info about a resource.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to inquire about
out	<i>sid</i>	pointer to return StreamID

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *resource* is out of range

**16.28.3.21 sc\_rm\_memreg\_alloc()**

```
sc_err_t sc_rm_memreg_alloc (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC create a new memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if the new memory region is misaligned,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function will create a new memory region. The area covered by the new region must already exist in a memory region owned by the caller. The result will be two memory regions, the new one overlapping the existing one. The new region has higher priority. See the XRDC2 MRC documentation for how it resolves access permissions in this case. By default, permissions will mirror the parent region.

### 16.28.3.22 `sc_rm_memreg_split()`

```
sc_err_t sc_rm_memreg_split (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC split an existing memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to split
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if the new memory region is not start/end part of mr,
- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_BUSY if the region is coincident with another region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function will take an existing region and split it into two, non-overlapping regions. Note the new region must start or end on the split region. Permissions will mirror the parent region.

### 16.28.3.23 `sc_rm_memreg_frag()`

```
sc_err_t sc_rm_memreg_frag (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC fragment a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_LOCKED if caller's partition is locked,
- SC\_ERR\_PARM if the new memory region spans multiple existing regions,
- SC\_ERR\_NOACCESS if caller's partition does not own the memory containing the new region,
- SC\_ERR\_BUSY if the region is coincident with another region,
- SC\_ERR\_UNAVAILABLE if memory region table is full (no more allocation space)

This function finds the memory region containing the address range. It then splits it as required and returns the extracted region. The result is 2-3 non-overlapping regions, depending on how the new region aligns with existing regions. Permissions will mirror the parent region.

**16.28.3.24 sc\_rm\_memreg\_free()**

```
sc_err_t sc_rm_memreg_free (
    sc_ipc_t ipc,
    sc_rm_mr_t mr )
```

This function frees a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to free

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *mr* out of range or invalid,

- SC\_ERR\_NOACCESS if caller's partition is not a parent of *mr*,
- SC\_ERR\_LOCKED if the owning partition of *mr* is locked

#### 16.28.3.25 sc\_rm\_find\_memreg()

```
sc_err_t sc_rm_find_memreg (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to find a memory region.

See also

[sc\\_rm\\_find\\_memreg\(\)](#).

This function finds a memory region.

##### Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region to search for
in	<i>addr_end</i>	end address of region to search for

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_NOTFOUND if region not found,

Searches only for regions owned by the caller. Finds first region containing the range specified.

#### 16.28.3.26 sc\_rm\_assign\_memreg()

```
sc_err_t sc_rm_assign_memreg (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_mr_t mr )
```

This function assigns ownership of a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which memory region should be assigned
in	<i>mr</i>	handle of memory region to assign

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

This function assigns a memory region to a partition. This partition is then the owner. All regions always have an owner (one owner). The owner has various rights to make API calls affecting the region. Ownership does not imply access to the memory itself (that is based on access rights).

Return errors:

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the *mr* owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

**16.28.3.27 sc\_rm\_set\_memreg\_permissions()**

```
sc_err_t sc_rm_set_memreg_permissions (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

This function sets access permissions for a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>mr</i> for <i>pt</i>

This operates on the memory region specified. If SC\_RM\_PT\_ALL is specified then it operates on all the regions owned by the caller that exist at the time of the call.



**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the region owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_LOCKED if the *pt* is confidential and the caller isn't *pt*

This function configures how the HW isolation will restrict access to a memory region based on the attributes of a transaction from bus master.

**16.28.3.28 sc\_rm\_set\_memreg\_iee()**

```
sc_err_t sc_rm_set_memreg_iee (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_rm_det_t det,
    sc_rm_rmsg_t rmsg )
```

This function configures the IEE parameters for a memory region.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to check
in	<i>det</i>	0 = normal, 1 = encrypted
in	<i>rmsg</i>	IEE region (0-7)

Caller must own SC\_R\_IEE\_Rn where n is rmsg.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_LOCKED if the owning partition is locked
- SC\_ERR\_NOACCESS if caller's partition is not the region owner or parent of the owner
- SC\_ERR\_UNAVAILABLE if caller's partition is not the IEE region resource owner

### 16.28.3.29 sc\_rm\_is\_memreg\_owned()

```
sc_bool_t sc_rm_is_memreg_owned (
    sc_ipc_t ipc,
    sc_rm_mr_t mr )
```

This function gets ownership status of a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to check

#### Returns

Returns a boolean (SC\_TRUE if caller's partition owns the memory region).

If *mr* is out of range then SC\_FALSE is returned.

### 16.28.3.30 sc\_rm\_get\_memreg\_info()

```
sc_err_t sc_rm_get_memreg_info (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_faddr_t * addr_start,
    sc_faddr_t * addr_end )
```

This function is used to obtain info about a memory region.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to inquire about
out	<i>addr_start</i>	pointer to return start address
out	<i>addr_end</i>	pointer to return end address

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if *mr* is out of range

16.28.3.31 `sc_rm_assign_pad()`

```
sc_err_t sc_rm_assign_pad (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pad_t pad )
```

This function assigns ownership of a pad to a partition.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which pad should be assigned
in	<i>pad</i>	pad to assign

## Returns

Returns an error code (SC\_ERR\_NONE = success).

## Return errors:

- SC\_ERR\_NOACCESS if caller's partition is restricted,
- SC\_PARM if arguments out of range or invalid,
- SC\_ERR\_NOACCESS if caller's partition is not the pad owner or parent of the owner,
- SC\_ERR\_LOCKED if the owning partition or *pt* is locked

16.28.3.32 `sc_rm_set_pad_movable()`

```
sc_err_t sc_rm_set_pad_movable (
    sc_ipc_t ipc,
    sc_pad_t pad_fst,
    sc_pad_t pad_lst,
    sc_bool_t movable )
```

This function flags pads as movable or not.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad_fst</i>	first pad for which flag should be set
in	<i>pad_lst</i>	last pad for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

This function assigned a pad to a partition. This partition is then the owner. All pads always have an owner (one owner). The owner has various rights to make API calls affecting the pad.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if pads are out of range,
- SC\_ERR\_NOACCESS if caller's partition is not a parent of a pad owner,
- SC\_ERR\_LOCKED if the owning partition is locked

This function is used to determine the set of pads that will be moved using the [sc\\_rm\\_move\\_all\(\)](#) function. All pads are movable by default so this function is normally used to prevent a set of pads from moving.

#### 16.28.3.33 sc\_rm\_is\_pad\_owned()

```
sc_bool_t sc_rm_is_pad_owned (
    sc_ipc_t ipc,
    sc_pad_t pad )
```

This function gets ownership status of a pad.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to check

#### Returns

Returns a boolean (SC\_TRUE if caller's partition owns the pad).

If *pad* is out of range then SC\_FALSE is returned.

#### 16.28.3.34 sc\_rm\_dump()

```
void sc_rm_dump (
    sc_ipc_t ipc )
```

This function dumps the RM state for debug.

#### Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

**16.28.3.35 rm\_init()**

```
void rm_init (
    sc_bool_t api_phase )
```

Internal SC function to initialize the RM service.

**Parameters**

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a *api\_phase* = SC\_TRUE, otherwise initializes the HW managed by the RM service. API must be initialized before anything else is done with the service.

**16.28.3.36 rm\_reserve\_static\_pt()**

```
sc_err_t rm_reserve_static_pt (
    sc_rm_pt_t num )
```

Internal SC function to specify the number of static partitions.

**Parameters**

in	<i>num</i>	number of static partitions
----	------------	-----------------------------

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Static partitions will be skipped when a new partition is allocated. The minimum possible is 0 and the max possible is SC\_RM\_NUM\_PARTITION.

**16.28.3.37 rm\_reserve\_static\_did()**

```
sc_err_t rm_reserve_static_did (
    sc_rm_did_t num )
```

Internal SC function to specify the number of static domains.

**Parameters**

in	<i>num</i>	number of static domains
----	------------	--------------------------

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Static domains will be skipped when a new partition is allocated. The minimum possible is 0 and the max possible is SC\_RM\_NUM\_DOMAIN.

**16.28.3.38 rm\_partition\_alloc()**

```
sc_err_t rm_partition_alloc (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t * pt,
    sc_bool_t secure,
    sc_bool_t isolated,
    sc_bool_t restricted,
    sc_bool_t grant,
    sc_bool_t coherent )
```

Internal SC function to request that the SC create a new resource partition.

**See also**

[sc\\_rm\\_partition\\_alloc\(\)](#).

**Examples**

[board.c](#).

**16.28.3.39 rm\_set\_confidential()**

```
sc_err_t rm_set_confidential (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_bool_t retro )
```

Internal SC function to make a partition confidential.

**See also**

[sc\\_rm\\_set\\_confidential\(\)](#).

**16.28.3.40 rm\_partition\_free()**

```
sc_err_t rm_partition_free (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to free a partition and assigns all resources to the caller.

See also

[sc\\_rm\\_partition\\_free\(\)](#).

**16.28.3.41 rm\_get\_partition()**

```
sc_err_t rm_get_partition (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t * pt )
```

Internal SC function to get the partition handle of the caller.

See also

[sc\\_rm\\_get\\_partition\(\)](#).

**16.28.3.42 rm\_is\_partition\_used()**

```
sc_bool_t rm_is_partition_used (
    sc_rm_pt_t pt )
```

Internal SC function to determine if a partition is enabled (used) or not.

Parameters

in	pt	partition to check
----	----	--------------------

Returns

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.43 rm\_is\_secure\_partition()**

```
sc_bool_t rm_is_secure_partition (
    sc_rm_pt_t caller_pt )
```

Internal SC function to get the security state of partition.

#### Returns

Returns SC\_TRUE if *caller's* partition is secure.

#### 16.28.3.44 rm\_is\_partition\_isolated()

```
sc_bool_t rm_is_partition_isolated (
    sc_rm_pt_t pt )
```

Internal SC function to get the isolation state of partition.

#### Returns

Returns SC\_TRUE if *caller's* partition is isolated.

#### 16.28.3.45 rm\_is\_sys\_access()

```
sc_bool_t rm_is_sys_access (
    sc_rm_pt_t pt )
```

Internal SC function to return if the partition has system access.

#### Parameters

in	<i>pt</i>	partition to check
----	-----------	--------------------

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.28.3.46 rm\_get\_partition\_parent()

```
sc_rm_pt_t rm_get_partition_parent (
    sc_rm_pt_t pt )
```

Internal SC function to return the parent of a partition.



**Parameters**

<code>in</code>	<code>pt</code>	partition to check
-----------------	-----------------	--------------------

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.47 rm\_get\_did()**

```
sc_rm_did_t rm_get_did (
    sc_rm_pt_t caller_pt )
```

Internal SC function to get the DID of the caller's partition.

**See also**

[sc\\_rm\\_get\\_did\(\)](#).

**16.28.3.48 rm\_partition\_static()**

```
sc_err_t rm_partition_static (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_did_t did )
```

Internal SC function to force a partition to use a specific static DID.

**See also**

[sc\\_rm\\_partition\\_static\(\)](#).

**16.28.3.49 rm\_partition\_lock()**

```
sc_err_t rm_partition_lock (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to lock a partition.

**See also**

[sc\\_rm\\_partition\\_lock\(\)](#).

16.28.3.50 `rm_set_parent()`

```
sc_err_t rm_set_parent (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_pt_t pt_parent )
```

Internal SC function to set a new parent for a partition.

See also

[sc\\_rm\\_set\\_parent\(\)](#).

Examples

[board.c](#).

16.28.3.51 `rm_is_parent()`

```
sc_bool_t rm_is_parent (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to check if caller is the parent of a partition.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition to check

Returns SC\_TRUE if the caller is the parent of another partition. Used to check access permissions on functions that affect a partition.

16.28.3.52 `rm_check_ancestor()`

```
sc_bool_t rm_check_ancestor (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt_owner )
```

Internal SC function to check if caller is an ancestor of owner.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt_owner</i>	handle of owner partition

Returns SC\_TRUE if the caller is the owner or is an ancestor of the owner. Used to check access permissions on functions that affect a partition.

#### 16.28.3.53 `rm_move_all()`

```
sc_err_t rm_move_all (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt_src,
    sc_rm_pt_t pt_dst,
    sc_bool_t move_rsrc,
    sc_bool_t move_pads )
```

Internal SC function to move all resources/pads owned by a source partition to a destination partition.

See also

[sc\\_rm\\_move\\_all\(\)](#).

Examples

[board.c](#).

#### 16.28.3.54 `rm_assign_resource()`

```
sc_err_t rm_assign_resource (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rsrc_t resource )
```

Internal SC function to assign ownership of a resource to a partition.

See also

[sc\\_rm\\_assign\\_resource\(\)](#).

Examples

[board.c](#).

#### 16.28.3.55 `rm_set_resource_movable()`

```
sc_err_t rm_set_resource_movable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource_fst,
    sc_rsrc_t resource_lst,
    sc_bool_t movable )
```

Internal SC function to flag resource as movable or not.

See also

[sc\\_rm\\_set\\_resource\\_movable\(\)](#).

Examples

[board.c](#).

#### 16.28.3.56 `rm_set_subsys_rsrc_movable()`

```
sc_err_t rm_set_subsys_rsrc_movable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t movable )
```

Internal SC function to flag all of a subsystem's resources as movable or not.

See also

[sc\\_rm\\_set\\_subsys\\_rsrc\\_movable\(\)](#).

Examples

[board.c](#).

#### 16.28.3.57 `rm_set_master_attributes()`

```
sc_err_t rm_set_master_attributes (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_spa_t sa,
    sc_rm_spa_t pa,
    sc_bool_t smmu_bypass )
```

Internal SC function to set attributes for a resource which is a bus master (i.e. capable of DMA).

See also

[sc\\_rm\\_set\\_master\\_attributes\(\)](#).

**16.28.3.58 rm\_set\_master\_sid()**

```
sc_err_t rm_set_master_sid (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_sid_t sid )
```

Internal SC function to set the StreamID for a resource which is a bus master (i.e. capable of DMA).

See also

[sc\\_rm\\_set\\_master\\_sid\(\)](#).

**16.28.3.59 rm\_update\_master()**

```
sc_err_t rm_update_master (
    sc_rm_idx_t idx )
```

Internal SC function to update a master resource.

It takes a resource index as an argument.

**Parameters**

in	idx	unified resource index
----	-----	------------------------

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.60 rm\_set\_peripheral\_permissions()**

```
sc_err_t rm_set_peripheral_permissions (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

Internal SC function to set access permissions for a peripheral resource.

See also

[sc\\_rm\\_set\\_peripheral\\_permissions\(\)](#).

Examples

[board.c](#).

#### 16.28.3.61 rm\_update\_peripheral()

```
sc_err_t rm_update_peripheral (
    sc_rm_idx_t idx )
```

Internal SC function to update a peripheral resource.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.28.3.62 rm\_update\_resource()

```
void rm_update_resource (
    sc_rsrc_t resource )
```

Internal SC function to update a resource in HW.

Parameters

in	<i>resource</i>	resource to update
----	-----------------	--------------------

#### 16.28.3.63 rm\_get\_ridx\_ss\_info()

```
void rm_get_ridx_ss_info (
    sc_rm_idx_t idx,
```

```

    sc_sub_t * ss,
    sc_ss_idx_t * ss_idx )

```

Internal SC function to return subsystem specific info about a resource.

It takes a resource index as an argument.

#### Parameters

in	<i>idx</i>	unified resource index
out	<i>ss</i>	subsystem
out	<i>ss_idx</i>	subsystem relative resource index

#### 16.28.3.64 rm\_check\_map\_ridx()

```

sc_bool_t rm_check_map_ridx (
    sc_rsrc_t resource,
    sc_rm_idx_t * idx )

```

Internal SC function to check the validity of a resource and return the unified resource index.

#### Parameters

in	<i>resource</i>	resource to check
out	<i>idx</i>	unified resource index

#### Returns

Returns SC\_TRUE if *resource* is valid.

The index can be used to index into any resource array of size SC\_NUM\_RSRCS. It is also used for most private RM functions.

#### 16.28.3.65 rm\_check\_map\_ridx\_v()

```

void rm_check_map_ridx_v (
    sc_rsrc_t resource,
    sc_rm_idx_t * idx )

```

Internal SC function to check the validity of a resource and return the unified resource index.

#### Parameters

in	<i>resource</i>	resource to check
out	<i>idx</i>	unified resource index

The index can be used to index into any resource array of size SC\_NUM\_RSRCS. It is also used for most private RM functions.

#### 16.28.3.66 `rm_is_resource_owned()`

```
sc_bool_t rm_is_resource_owned (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function to get ownership status of a resource.

See also

[sc\\_rm\\_is\\_resource\\_owned\(\)](#).

#### 16.28.3.67 `rm_is_ridx_owned()`

```
sc_bool_t rm_is_ridx_owned (
    sc_rm_pt_t caller_pt,
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is owned by the caller.

It takes a resource index as an argument.

##### Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>idx</i>	unified resource index

##### Returns

Returns SC\_TRUE if *idx* is owned.

#### 16.28.3.68 `rm_is_resource_avail()`

```
sc_bool_t rm_is_resource_avail (
    sc_rsrc_t resource )
```

Internal SC function to check if a resource is available.

It takes a resource as an argument. Resource availability is based in hardware, fuses, and board. Not based on partition ownership.



**Parameters**

in	<i>resource</i>	resource to check
----	-----------------	-------------------

**Returns**

Returns SC\_TRUE if *resource* is available.

**Examples**

[board.c](#).

**16.28.3.69 rm\_is\_ridx\_avail()**

```
sc_bool_t rm_is_ridx_avail (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is available.

It takes a resource index as an argument. Resource availability is based in hardware, fuses, and board. Not based on partition ownership.

**Parameters**

in	<i>idx</i>	unified resource index
----	------------	------------------------

**Returns**

Returns SC\_TRUE if *idx* is available.

**16.28.3.70 rm\_is\_resource\_access\_allowed()**

```
sc_bool_t rm_is_resource_access_allowed (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function to get access rights of a resource.

**Parameters**

in	<i>caller_pt</i>	handle of caller partition
in	<i>resource</i>	resource to check

**Returns**

Returns SC\_TRUE if *resource* is accessible.

**16.28.3.71 rm\_is\_ridx\_access\_allowed()**

```
sc_bool_t rm_is_ridx_access_allowed (
    sc_rm_pt_t caller_pt,
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is controllable by the caller.

It takes a resource index as an argument.

**Parameters**

in	<i>caller_pt</i>	handle of caller partition
in	<i>idx</i>	unified resource index

**Returns**

Returns SC\_TRUE if *idx* access is allowed.

**16.28.3.72 rm\_get\_resource\_owner()**

```
sc_err_t rm_get_resource_owner (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_pt_t * pt )
```

Internal SC function to return the owner partition for a resource.

**See also**

[sc\\_rm\\_get\\_resource\\_owner\(\)](#).

**16.28.3.73 rm\_get\_ridx\_owner()**

```
void rm_get_ridx_owner (
    sc_rm_idx_t idx,
    sc_rm_pt_t * pt )
```

Internal SC function to return the owning partition for a resource.

It takes a resource index as an argument.

## Parameters

in	<i>idx</i>	unified resource index
out	<i>pt</i>	return handle for partition

16.28.3.74 `rm_is_resource_master()`

```
sc_bool_t rm_is_resource_master (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function used to test if a resource is a bus master.

## See also

[`sc\_rm\_is\_resource\_master\(\)`](#).

16.28.3.75 `rm_is_ridx_master()`

```
sc_bool_t rm_is_ridx_master (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is a master.

It takes a resource index as an argument.

## Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

## Returns

Returns SC\_TRUE if *idx* is a master.

16.28.3.76 `rm_is_resource_peripheral()`

```
sc_bool_t rm_is_resource_peripheral (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function used to test if a resource is a peripheral.

See also

[sc\\_rm\\_is\\_resource\\_peripheral\(\)](#).

#### 16.28.3.77 rm\_is\_ridx\_peripheral()

```
sc_bool_t rm_is_ridx_peripheral (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is a peripheral.

It takes a resource index as an argument.

##### Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

##### Returns

Returns SC\_TRUE if *idx* is a peripheral.

#### 16.28.3.78 rm\_get\_resource\_info()

```
sc_err_t rm_get_resource_info (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_sid_t * sid )
```

Internal SC function used to obtain info about a resource.

See also

[sc\\_rm\\_get\\_resource\\_info\(\)](#).

#### 16.28.3.79 rm\_ridx\_block()

```
sc_bool_t rm_ridx_block (
    sc_rm_idx_t idx,
    sc_bool_t block )
```

Internal SC function to control if a access to a resource should be blocked via HW.

## Parameters

in	<i>idx</i>	unified resource index
in	<i>block</i>	block state (SC_TRUE to block)

## Returns

Returns current block state.

16.28.3.80 `rm_memreg_alloc()`

```
sc_err_t rm_memreg_alloc (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to request that the SC create a new memory region.

## See also

[sc\\_rm\\_memreg\\_alloc\(\)](#).

16.28.3.81 `rm_memreg_split()`

```
sc_err_t rm_memreg_split (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to split a memory region.

## See also

[sc\\_rm\\_memreg\\_split\(\)](#).

### 16.28.3.82 rm\_memreg\_frag()

```
sc_err_t rm_memreg_frag (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to fragment a memory region.

See also

[sc\\_rm\\_memreg\\_frag\(\)](#).

Examples

[board.c](#).

### 16.28.3.83 rm\_memreg\_free()

```
sc_err_t rm_memreg_free (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr )
```

Internal SC function to free a memory region.

See also

[sc\\_rm\\_memreg\\_free\(\)](#).

Examples

[board.c](#).

### 16.28.3.84 rm\_find\_memreg()

```
sc_err_t rm_find_memreg (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to find a memory region.

See also

[sc\\_rm\\_find\\_memreg\(\)](#).

Examples

[board.c](#).

**16.28.3.85 rm\_assign\_memreg()**

```
sc_err_t rm_assign_memreg (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_mr_t mr )
```

Internal SC function to assign ownership of a memory region.

See also

[sc\\_rm\\_assign\\_memreg\(\)](#).

Examples

[board.c](#).

**16.28.3.86 rm\_set\_memreg\_permissions()**

```
sc_err_t rm_set_memreg_permissions (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

Internal SC function to set access permissions for a memory region.

See also

[sc\\_rm\\_set\\_memreg\\_permissions\(\)](#).

Examples

[board.c](#).

**16.28.3.87 rm\_set\_memreg\_iee()**

```
sc_err_t rm_set_memreg_iee (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_rm_det_t det,
    sc_rm_rmsg_t rmsg )
```

Internal SC function to set configure IEE parameters for a mem region.

See also

[sc\\_rm\\_set\\_memreg\\_iee\(\)](#).

#### 16.28.3.88 `rm_is_memreg_owned()`

```
sc_bool_t rm_is_memreg_owned (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr )
```

Internal SC function to get ownership status of a memory region.

See also

[sc\\_rm\\_is\\_memreg\\_owned\(\)](#).

#### 16.28.3.89 `rm_get_memreg_info()`

```
sc_err_t rm_get_memreg_info (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_faddr_t * addr_start,
    sc_faddr_t * addr_end )
```

Internal SC function used to obtain info about a memory region.

See also

[sc\\_rm\\_get\\_memreg\\_info\(\)](#).

#### 16.28.3.90 `rm_assign_pad()`

```
sc_err_t rm_assign_pad (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pad_t pad )
```

Internal SC function to assign ownership of a pad to a partition.

See also

[sc\\_rm\\_assign\\_pad\(\)](#).



**16.28.3.91 rm\_set\_pad\_movable()**

```
sc_err_t rm_set_pad_movable (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad_first,
    sc_pad_t pad_last,
    sc_bool_t movable )
```

Internal SC function to flag pad as movable or not.

See also

[sc\\_rm\\_set\\_pad\\_movable\(\)](#).

Examples

[board.c](#).

**16.28.3.92 rm\_is\_pad\_owned()**

```
sc_bool_t rm_is_pad_owned (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad )
```

Internal SC function to get ownership status of a pad.

See also

[sc\\_rm\\_is\\_pad\\_owned\(\)](#).

**16.28.3.93 rm\_get\_pad\_owner()**

```
sc_err_t rm_get_pad_owner (
    sc_pad_t pad,
    sc_rm_pt_t * pt )
```

Internal SC function to get the owner of a pad.

Parameters

in	<i>pad</i>	pad to get
out	<i>pt</i>	pointer to return partition

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.94 rm\_init\_subsys()**

```
sc_err_t rm_init_subsys (
    sc_sub_t ss,
    sc_bool_t block_enb )
```

Internal SC function to reload a subsystem's XRDC info after a power on.

**Parameters**

in	ss	subsystem
in	block_enb	flag to skip SCU, skip mem

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.28.3.95 rm\_dump()**

```
void rm_dump (
    sc_rm_pt_t caller_pt )
```

Internal SC function to dump RM state for debug.

**See also**

[sc\\_rm\\_set\\_pad\\_movable\(\)](#).

**Examples**

[board.c](#).

**16.28.3.96 rm\_dump\_partition()**

```
void rm_dump_partition (
    sc_rm_pt_t pt )
```

Internal SC function to dump the internal partition state of the RM service.

**Parameters**

in	pt	partition to dump
----	----	-------------------

**16.28.3.97 rm\_dump\_resources()**

```
void rm_dump_resources (
    sc_rm_pt_t pt )
```

Internal SC function to dump the internal resource state of the RM service.

**Parameters**

in	pt	partition to dump
----	----	-------------------

**16.28.3.98 rm\_dump\_memregs()**

```
void rm_dump_memregs (
    sc_rm_pt_t pt )
```

Internal SC function to dump the internal memory state of the RM service.

**Parameters**

in	pt	partition to dump
----	----	-------------------

**16.28.3.99 rm\_dump\_pads()**

```
void rm_dump_pads (
    sc_rm_pt_t pt )
```

Internal SC function to dump the internal pad state of the RM service.

**Parameters**

in	pt	partition to dump
----	----	-------------------

## 16.29 TIMER: Timer Service

Module for the Timer service.

### Typedefs

- typedef [uint8\\_t](#) [sc\\_timer\\_wdog\\_action\\_t](#)  
*This type is used to configure the watchdog action.*
- typedef [uint32\\_t](#) [sc\\_timer\\_wdog\\_time\\_t](#)  
*This type is used to declare a watchdog time value in milliseconds.*

### Defines for type widths

- #define [SC\\_TIMER\\_ACTION\\_W](#) 3U  
*Width of [sc\\_timer\\_wdog\\_action\\_t](#).*

### Defines for [sc\\_timer\\_wdog\\_action\\_t](#)

- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_PARTITION](#) 0U  
*Reset partition.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_WARM](#) 1U  
*Warm reset system.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_COLD](#) 2U  
*Cold reset system.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_BOARD](#) 3U  
*Reset board.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_IRQ](#) 4U  
*Only generate IRQs.*

### Watchdog Functions

- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_timeout](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) timeout)  
*This function sets the watchdog timeout in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_pre\\_timeout](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) pre\_timeout)  
*This function sets the watchdog pre-timeout in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_window](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) window)  
*This function sets the watchdog window in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_start\\_wdog](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_bool\\_t](#) lock)  
*This function starts the watchdog.*
- [sc\\_err\\_t](#) [sc\\_timer\\_stop\\_wdog](#) ([sc\\_ipc\\_t](#) ipc)  
*This function stops the watchdog if it is not locked.*
- [sc\\_err\\_t](#) [sc\\_timer\\_ping\\_wdog](#) ([sc\\_ipc\\_t](#) ipc)  
*This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- [sc\\_err\\_t](#) [sc\\_timer\\_get\\_wdog\\_status](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*max\_timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog.*
- [sc\\_err\\_t](#) [sc\\_timer\\_pt\\_get\\_wdog\\_status](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) \*enb, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog of a partition.*
- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_action](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_timer\\_wdog\\_action\\_t](#) action)  
*This function configures the action to be taken when a watchdog expires.*

## Real-Time Clock (RTC) Functions

- `sc_err_t sc_timer_set_rtc_time` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)  
*This function sets the RTC time.*
- `sc_err_t sc_timer_get_rtc_time` (`sc_ipc_t ipc`, `uint16_t *year`, `uint8_t *mon`, `uint8_t *day`, `uint8_t *hour`, `uint8_t *min`, `uint8_t *sec`)  
*This function gets the RTC time.*
- `sc_err_t sc_timer_get_rtc_sec1970` (`sc_ipc_t ipc`, `uint32_t *sec`)  
*This function gets the RTC time in seconds since 1/1/1970.*
- `sc_err_t sc_timer_set_rtc_alarm` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)  
*This function sets the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_periodic_alarm` (`sc_ipc_t ipc`, `uint32_t sec`)  
*This function sets the RTC alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_rtc_alarm` (`sc_ipc_t ipc`)  
*This function cancels the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_calb` (`sc_ipc_t ipc`, `int8_t count`)  
*This function sets the RTC calibration value.*

## System Counter (SYSCTR) Functions

- `sc_err_t sc_timer_set_sysctr_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)  
*This function sets the SYSCTR alarm.*
- `sc_err_t sc_timer_set_sysctr_periodic_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)  
*This function sets the SYSCTR alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_sysctr_alarm` (`sc_ipc_t ipc`)  
*This function cancels the SYSCTR alarm.*

## Internal Functions

- `void timer_init` (`sc_bool_t api_phase`)  
*Internal SC function to initialize the TIMER service.*
- `void timer_init_part` (`sc_rm_pt_t caller_pt`, `sc_rm_pt_t pt`)  
*This function initializes a new partition.*
- `sc_err_t timer_set_wdog_timeout` (`sc_rm_pt_t caller_pt`, `sc_timer_wdog_time_t timeout`)  
*Internal SC function to set the watchdog timeout in milliseconds.*
- `sc_err_t timer_set_wdog_pre_timeout` (`sc_rm_pt_t caller_pt`, `sc_timer_wdog_time_t pre_timeout`)  
*Internal SC function to set the watchdog pre-timeout in milliseconds.*
- `sc_err_t timer_set_wdog_window` (`sc_rm_pt_t caller_pt`, `sc_timer_wdog_time_t window`)  
*Internal SC function to set the watchdog window in milliseconds.*
- `sc_err_t timer_start_wdog` (`sc_rm_pt_t caller_pt`, `sc_bool_t lock`)  
*Internal SC function to start the watchdog.*
- `sc_err_t timer_stop_wdog` (`sc_rm_pt_t caller_pt`)  
*Internal SC function to stop the watchdog (if not locked).*
- `void timer_halt_wdog` (`sc_rm_pt_t pt`)

*Internal SC function to stop halt the wdog when the partition is deleted.*

- [sc\\_err\\_t timer\\_ping\\_wdog](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)

*Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.*

- [sc\\_err\\_t timer\\_get\\_wdog\\_status](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*max\_timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)

*Internal SC function to get the status of the watchdog.*

- [sc\\_err\\_t timer\\_pt\\_get\\_wdog\\_status](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) \*enb, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)

*Internal SC function to get the status of the watchdog of a partition.*

- [sc\\_err\\_t timer\\_set\\_wdog\\_action](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_timer\\_wdog\\_action\\_t](#) action)

*Internal SC function to configure the action to be taken when a watchdog expires.*

- [sc\\_err\\_t timer\\_take\\_wdog\\_action](#) ([sc\\_rm\\_pt\\_t](#) pt)

*Internal SC function to take the wdog action specified.*

- [sc\\_err\\_t timer\\_set\\_rtc\\_time](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)

*Internal SC function to set the RTC time.*

- [sc\\_err\\_t timer\\_get\\_rtc\\_time](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint16\\_t](#) \*year, [uint8\\_t](#) \*mon, [uint8\\_t](#) \*day, [uint8\\_t](#) \*hour, [uint8\\_t](#) \*min, [uint8\\_t](#) \*sec)

*Internal SC function to get the RTC time.*

- [sc\\_err\\_t timer\\_set\\_rtc\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)

*Internal SC function to set the RTC alarm.*

- [sc\\_err\\_t timer\\_set\\_rtc\\_periodic\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) sec)

*Internal SC function to set a periodic RTC alarm.*

- [sc\\_err\\_t timer\\_cancel\\_rtc\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)

*Internal SC function to cancel an RTC alarm.*

- void [timer\\_query\\_rtc\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) pt, [uint32\\_t](#) \*alarm, [uint32\\_t](#) \*period)

*Internal SC function to query an RTC alarm.*

- void [timer\\_restore\\_rtc\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) pt, [uint32\\_t](#) alarm, [uint32\\_t](#) period)

*Internal SC function to restore an RTC alarm.*

- [sc\\_err\\_t timer\\_get\\_rtc\\_sec1970](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) \*sec)

*Internal SC function to get the RTC time in seconds since 1/1/1970.*

- [sc\\_err\\_t timer\\_set\\_rtc\\_calb](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [int8\\_t](#) count)

*Internal SC function to set the RTC calibration.*

- void [timer\\_tick](#) ([uint16\\_t](#) msec)

*Internal SC function to increment the RTC.*

- [sc\\_err\\_t timer\\_set\\_sysctr\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint64\\_t](#) ticks)

*Internal SC function to set the sysctr alarm.*

- [sc\\_err\\_t timer\\_set\\_sysctr\\_periodic\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint64\\_t](#) ticks)

*Internal SC function to set the periodic sysctr alarm.*

- [sc\\_err\\_t timer\\_cancel\\_sysctr\\_alarm](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)

*Internal SC function to cancel the sysctr alarm.*

### 16.29.1 Detailed Description

Module for the Timer service.

This includes support for the watchdog, RTC, and system counter. Note every resource partition has a watchdog it can use.

### 16.29.2 Function Documentation

#### 16.29.2.1 `sc_timer_set_wdog_timeout()`

```
sc_err_t sc_timer_set_wdog_timeout (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t timeout )
```

This function sets the watchdog timeout in milliseconds.

If not set then the timeout defaults to the max. Once locked this value cannot be changed.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>timeout</i>	timeout period for the watchdog

##### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

#### 16.29.2.2 `sc_timer_set_wdog_pre_timeout()`

```
sc_err_t sc_timer_set_wdog_pre_timeout (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t pre_timeout )
```

This function sets the watchdog pre-timeout in milliseconds.

If not set then the pre-timeout defaults to the max. Once locked this value cannot be changed.

##### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pre_timeout</i>	pre-timeout period for the watchdog

When the pre-timeout expires an IRQ will be generated. Note this timeout clears when the IRQ is triggered. An IRQ is generated for the failing partition and all of its child partitions.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.29.2.3 `sc_timer_set_wdog_window()`

```
sc_err_t sc_timer_set_wdog_window (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t window )
```

This function sets the watchdog window in milliseconds.

If not set then the window defaults to the 0. Once locked this value cannot be changed.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>window</i>	window period for the watchdog

#### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

Calling `sc_timer_ping_wdog()` before the window time has expired will result in the watchdog action being taken.

#### 16.29.2.4 `sc_timer_start_wdog()`

```
sc_err_t sc_timer_start_wdog (
    sc_ipc_t ipc,
    sc_bool_t lock )
```

This function starts the watchdog.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>lock</i>	boolean indicating the lock status

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:



- SC\_ERR\_NOACCESS if caller's partition is not isolated,
- SC\_ERR\_BUSY if already started

If *lock* is set then the watchdog cannot be stopped or the timeout period changed.

If the calling partition is not isolated then the wdog cannot be used. This is always the case if a non-secure partition is running on the same CPU as a secure partition (e.g. Linux under TZ). See [sc\\_rm\\_partition\\_alloc\(\)](#).

#### 16.29.2.5 sc\_timer\_stop\_wdog()

```
sc_err_t sc_timer_stop_wdog (  
    sc_ipc_t ipc )
```

This function stops the watchdog if it is not locked.

##### Parameters

in	ipc	IPC handle
----	-----	------------

##### Returns

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_LOCKED = locked).

#### 16.29.2.6 sc\_timer\_ping\_wdog()

```
sc_err_t sc_timer_ping_wdog (  
    sc_ipc_t ipc )
```

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

##### Parameters

in	ipc	IPC handle
----	-----	------------

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.29.2.7 sc\_timer\_get\_wdog\_status()

```
sc_err_t sc_timer_get_wdog_status (  
    sc_ipc_t ipc,
```

```

    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * max_timeout,
    sc_timer_wdog_time_t * remaining_time )

```

This function gets the status of the watchdog.

All arguments are in milliseconds.

#### Parameters

in	<i>ipc</i>	IPC handle
out	<i>timeout</i>	pointer to return the timeout
out	<i>max_timeout</i>	pointer to return the max timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.29.2.8 sc\_timer\_pt\_get\_wdog\_status()

```

sc_err_t sc_timer_pt_get_wdog_status (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_bool_t * enb,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * remaining_time )

```

This function gets the status of the watchdog of a partition.

All arguments are in milliseconds.

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to query
out	<i>enb</i>	pointer to return enable status
out	<i>timeout</i>	pointer to return the timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

16.29.2.9 `sc_timer_set_wdog_action()`

```
sc_err_t sc_timer_set_wdog_action (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_timer_wdog_action_t action )
```

This function configures the action to be taken when a watchdog expires.

## Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to affect
in	<i>action</i>	action to take

Default action is inherited from the parent.

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid parameters,
- SC\_ERR\_NOACCESS if caller's partition is not the SYSTEM owner,
- SC\_ERR\_LOCKED if the watchdog is locked

16.29.2.10 `sc_timer_set_rtc_time()`

```
sc_err_t sc_timer_set_rtc_time (
    sc_ipc_t ipc,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

This function sets the RTC time.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the time.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters,
- SC\_ERR\_NOACCESS if caller's partition cannot access SC\_R\_SYSTEM

**16.29.2.11 sc\_timer\_get\_rtc\_time()**

```
sc_err_t sc_timer_get_rtc_time (
    sc_ipc_t ipc,
    uint16_t * year,
    uint8_t * mon,
    uint8_t * day,
    uint8_t * hour,
    uint8_t * min,
    uint8_t * sec )
```

This function gets the RTC time.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>year</i>	pointer to return year (min 1970)
out	<i>mon</i>	pointer to return month (1-12)
out	<i>day</i>	pointer to return day of the month (1-31)
out	<i>hour</i>	pointer to return hour (0-23)
out	<i>min</i>	pointer to return minute (0-59)
out	<i>sec</i>	pointer to return second (0-59)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.29.2.12 sc\_timer\_get\_rtc\_sec1970()**

```
sc_err_t sc_timer_get_rtc_sec1970 (
    sc_ipc_t ipc,
    uint32_t * sec )
```

This function gets the RTC time in seconds since 1/1/1970.

**Parameters**

in	<i>ipc</i>	IPC handle
out	<i>sec</i>	pointer to return seconds

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.29.2.13 sc\_timer\_set\_rtc\_alarm()**

```
sc_err_t sc_timer_set_rtc_alarm (
    sc_ipc_t ipc,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

This function sets the RTC alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

Note this alarm setting clears when the alarm is triggered. This is an absolute time.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

#### 16.29.2.14 sc\_timer\_set\_rtc\_periodic\_alarm()

```
sc_err_t sc_timer_set_rtc_periodic_alarm (
    sc_ipc_t ipc,
    uint32_t sec )
```

This function sets the RTC alarm (periodic mode).

#### Parameters

in	<i>ipc</i>	IPC handle
in	<i>sec</i>	period in seconds

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Note this is a relative time.

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

#### 16.29.2.15 sc\_timer\_cancel\_rtc\_alarm()

```
sc_err_t sc_timer_cancel_rtc_alarm (
    sc_ipc_t ipc )
```

This function cancels the RTC alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**16.29.2.16 sc\_timer\_set\_rtc\_calb()**

```
sc_err_t sc_timer_set_rtc_calb (  
    sc_ipc_t ipc,  
    int8_t count )
```

This function sets the RTC calibration value.

Only the owner of the SC\_R\_SYSTEM resource or a partition with access permissions to SC\_R\_SYSTEM can set the calibration.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>count</i>	calibration count (-16 to 15)

The calibration value is a 5-bit value including the sign bit, which is implemented in 2's complement. It is added or subtracted from the RTC on a periodic basis, once per 32768 cycles of the RTC clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.29.2.17 sc\_timer\_set\_sysctr\_alarm()**

```
sc_err_t sc_timer_set_sysctr_alarm (  
    sc_ipc_t ipc,  
    uint64_t ticks )
```

This function sets the SYSCTR alarm.

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is an absolute time. This alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**16.29.2.18 sc\_timer\_set\_sysctr\_periodic\_alarm()**

```
sc_err_t sc_timer_set_sysctr_periodic_alarm (
    sc_ipc_t ipc,
    uint64_t ticks )
```

This function sets the SYSCTR alarm (periodic mode).

**Parameters**

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is a relative time.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**16.29.2.19 sc\_timer\_cancel\_sysctr\_alarm()**

```
sc_err_t sc_timer_cancel_sysctr_alarm (
    sc_ipc_t ipc )
```

This function cancels the SYSCTR alarm.



**Parameters**

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid time/date parameters

**16.29.2.20 timer\_init()**

```
void timer_init (
    sc_bool_t api_phase )
```

Internal SC function to initializes the TIMER service.

**Parameters**

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a api\_phase = SC\_TRUE, otherwise initializes the HW managed by the timer service. API must be initialized before anything else is done with the service.

**16.29.2.21 timer\_init\_part()**

```
void timer_init_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

This function initializes a new partition.

**Parameters**

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition

Note this function should only be called by the resource manager when a new partition is allocated.

**16.29.2.22 timer\_set\_wdog\_timeout()**

```
sc_err_t timer_set_wdog_timeout (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t timeout )
```

Internal SC function to set the watchdog timeout in milliseconds.

See also

[sc\\_timer\\_set\\_wdog\\_timeout\(\)](#).

**16.29.2.23 timer\_set\_wdog\_pre\_timeout()**

```
sc_err_t timer_set_wdog_pre_timeout (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t pre_timeout )
```

Internal SC function to set the watchdog pre-timeout in milliseconds.

See also

[sc\\_timer\\_set\\_wdog\\_pre\\_timeout\(\)](#).

**16.29.2.24 timer\_set\_wdog\_window()**

```
sc_err_t timer_set_wdog_window (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t window )
```

Internal SC function to set the watchdog window in milliseconds.

See also

[sc\\_timer\\_set\\_wdog\\_window\(\)](#).

**16.29.2.25 timer\_start\_wdog()**

```
sc_err_t timer_start_wdog (
    sc_rm_pt_t caller_pt,
    sc_bool_t lock )
```

Internal SC function to start the watchdog.

See also

[sc\\_timer\\_start\\_wdog\(\)](#).

**16.29.2.26 timer\_stop\_wdog()**

```
sc_err_t timer_stop_wdog (
    sc_rm_pt_t caller_pt )
```

Internal SC function to stop the watchdog (if not locked).

See also

[sc\\_timer\\_stop\\_wdog\(\)](#).

**16.29.2.27 timer\_halt\_wdog()**

```
void timer_halt_wdog (
    sc_rm_pt_t pt )
```

Internal SC function to stop halt the wdog when the partition is deleted.

Parameters

in	pt	partition whose wdog should be halted
----	----	---------------------------------------

Returns

Returns an error code (SC\_ERR\_NONE = success).

This function will halt the wdog even if locked.

**16.29.2.28 timer\_ping\_wdog()**

```
sc_err_t timer_ping_wdog (
    sc_rm_pt_t caller_pt )
```

Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.

See also

[sc\\_timer\\_ping\\_wdog\(\)](#).

### 16.29.2.29 timer\_get\_wdog\_status()

```
sc_err_t timer_get_wdog_status (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * max_timeout,
    sc_timer_wdog_time_t * remaining_time )
```

Internal SC function to get the status of the watchdog.

All arguments are in milliseconds.

See also

[sc\\_timer\\_get\\_wdog\\_status\(\)](#).

### 16.29.2.30 timer\_pt\_get\_wdog\_status()

```
sc_err_t timer_pt_get_wdog_status (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_bool_t * enb,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * remaining_time )
```

Internal SC function to get the status of the watchdog of a partition.

All arguments are in milliseconds.

See also

[sc\\_timer\\_pt\\_get\\_wdog\\_status\(\)](#).

### 16.29.2.31 timer\_set\_wdog\_action()

```
sc_err_t timer_set_wdog_action (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_timer_wdog_action_t action )
```

Internal SC function to configure the action to be taken when a watchdog expires.

See also

[sc\\_timer\\_set\\_wdog\\_action\(\)](#).

### 16.29.2.32 timer\_take\_wdog\_action()

```
sc_err_t timer_take_wdog_action (
    sc_rm_pt_t pt )
```

Internal SC function to take the wdog action specified.

## Parameters

<code>in</code>	<code>pt</code>	partition to affect
-----------------	-----------------	---------------------

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Reboots the partition, board, and/or generate IRQs.

16.29.2.33 `timer_set_rtc_time()`

```
sc_err_t timer_set_rtc_time (
    sc_rm_pt_t caller_pt,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

Internal SC function to set the RTC time.

## See also

[sc\\_timer\\_set\\_rtc\\_time\(\)](#).

16.29.2.34 `timer_get_rtc_time()`

```
sc_err_t timer_get_rtc_time (
    sc_rm_pt_t caller_pt,
    uint16_t * year,
    uint8_t * mon,
    uint8_t * day,
    uint8_t * hour,
    uint8_t * min,
    uint8_t * sec )
```

Internal SC function to get the RTC time.

## See also

[sc\\_timer\\_get\\_rtc\\_time\(\)](#).

### 16.29.2.35 timer\_set\_rtc\_alarm()

```
sc_err_t timer_set_rtc_alarm (
    sc_rm_pt_t caller_pt,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

Internal SC function to set the RTC alarm.

See also

[sc\\_timer\\_set\\_rtc\\_alarm\(\)](#).

### 16.29.2.36 timer\_set\_rtc\_periodic\_alarm()

```
sc_err_t timer_set_rtc_periodic_alarm (
    sc_rm_pt_t caller_pt,
    uint32_t sec )
```

Internal SC function to set a periodic RTC alarm.

See also

[sc\\_timer\\_set\\_rtc\\_periodic\\_alarm\(\)](#).

### 16.29.2.37 timer\_cancel\_rtc\_alarm()

```
sc_err_t timer_cancel_rtc_alarm (
    sc_rm_pt_t caller_pt )
```

Internal SC function to cancel an RTC alarm.

See also

[sc\\_timer\\_cancel\\_rtc\\_alarm\(\)](#).

### 16.29.2.38 timer\_query\_rtc\_alarm()

```
void timer_query_rtc_alarm (
    sc_rm_pt_t pt,
    uint32_t * alarm,
    uint32_t * period )
```

Internal SC function to query an RTC alarm.

## Parameters

in	<i>pt</i>	partition to query
out	<i>alarm</i>	pointer to return alarm
out	<i>period</i>	pointer to return period

Companion function to [timer\\_restore\\_rtc\\_alarm\(\)](#).

**16.29.2.39 timer\_restore\_rtc\_alarm()**

```
void timer_restore_rtc_alarm (
    sc_rm_pt_t pt,
    uint32_t alarm,
    uint32_t period )
```

Internal SC function to restore an RTC alarm.

## Parameters

in	<i>pt</i>	partition to restore
in	<i>alarm</i>	alarm
in	<i>period</i>	period

Companion function to [timer\\_query\\_rtc\\_alarm\(\)](#).

**16.29.2.40 timer\_get\_rtc\_sec1970()**

```
sc_err_t timer_get_rtc_sec1970 (
    sc_rm_pt_t caller_pt,
    uint32_t * sec )
```

Internal SC function to get the RTC time in seconds since 1/1/1970.

## See also

[sc\\_timer\\_get\\_rtc\\_sec1970\(\)](#).

**16.29.2.41 timer\_set\_rtc\_calb()**

```
sc_err_t timer_set_rtc_calb (
    sc_rm_pt_t caller_pt,
    int8_t count )
```

Internal SC function to set the RTC calibration.

## See also

[sc\\_timer\\_set\\_rtc\\_calb\(\)](#).

## 16.30 BRD: Board Interface

Module for the Board interface.

### Macros

- `#define BOARD_PARM_RTN_NOT_USED 0U`  
*Feature not used.*
- `#define BOARD_PARM_RTN_USED 1U`  
*Feature used.*
- `#define BOARD_PARM_RTN_EXTERNAL 2U`  
*Return value for BOARD\_PARM\_PCIE\_PLL.*
- `#define BOARD_PARM_RTN_INTERNAL 3U`  
*Return value for BOARD\_PARM\_PCIE\_PLL.*
- `#define BOARD_PARM_RTN_INTERNAL_DPLL 4U`  
*Return value for BOARD\_PARM\_PCIE\_PLL (DXL only)*
- `#define BOARD_PARM_RTN_DPLL_SS_0_5 0U`  
*0.5% spread of PCIE DPLL frequency.*
- `#define BOARD_PARM_RTN_DPLL_SS_1 1U`  
*1% spread of PCIE DPLL frequency.*
- `#define BOARD_PARM_RTN_DPLL_SS_1_5 2U`  
*1.5% spread of PCIE DPLL frequency.*
- `#define BOARD_PARM_RTN_DPLL_SS_2 3U`  
*2% spread of PCIE DPLL frequency.*
- `#define BOARD_PARM_RTN_VDD_MEMC_NOM 0U`  
*MEMC Nominal.*
- `#define BOARD_PARM_RTN_VDD_MEMC_OD 1U`  
*MEMC Overdrive.*
- `#define BOARD_PARM_KS1_RETENTION_DISABLE 0U`  
*Disable retention during KS1.*
- `#define BOARD_PARM_KS1_RETENTION_ENABLE 1U`  
*Enable retention during KS1.*
- `#define BOARD_PARM_KS1_ONOFF_WAKE_DISABLE 0U`  
*Disable ONOFF wakeup during KS1.*
- `#define BOARD_PARM_KS1_ONOFF_WAKE_ENABLE 1U`  
*Enable ONOFF wakeup during KS1.*
- `#define BOARD_PARM_KS1_WDOG_WAKE_ENABLE 0U`  
*Enable SC WDOG service during KS1 (required for ON\_OFF wakeup on some devices)*
- `#define BOARD_PARM_KS1_WDOG_WAKE_DISABLE 1U`  
*Disable SC WDOG service during KS1 (SC WDOG disabled during KS1)*
- `#define BOARD_PARM_SSC_N_0P4 4U`  
*Return 0.4% fspread for PLL spread spectrum.*
- `#define BOARD_PARM_SSC_N_1P0 10U`  
*Return 1.0% fspread for PLL spread spectrum.*
- `#define BOARD_PARM_SSC_N_1P4 14U`  
*Return 1.4% fspread for PLL spread spectrum.*
- `#define BOARD_PARM_SSC_N_2P0 20U`  
*Return 2.0% fspread for PLL spread spectrum.*
- `#define BRD_ERR(X)`  
*Macro for debug of board calls.*



## Typedefs

- typedef `uint32_t` `board_parm_rtn_t`

*Board config parameter returns.*

## Enumerations

- enum `board_parm_t` {  
`BOARD_PARM_PCIE_PLL` = 0, `BOARD_PARM_KS1_RESUME_USEC` = 1, `BOARD_PARM_KS1_RETENTION`  
= 2, `BOARD_PARM_KS1_ONOFF_WAKE` = 3,  
`BOARD_PARM_REBOOT_TIME` = 4, `BOARD_PARM_DC0_PLL0_SSC` = 5, `BOARD_PARM_DC0_PLL1_SSC`  
= 6, `BOARD_PARM_DC1_PLL0_SSC` = 7,  
`BOARD_PARM_DC1_PLL1_SSC` = 8, `BOARD_PARM_ISI_PIX_FREQ` = 9, `BOARD_PARM_VDD_MEMC` = 10,  
`BOARD_PARM_KS1_WDOG_WAKE` = 11,  
`BOARD_PARM_PCIE_DPLL_SS` = 12 }

*Board config parameter types.*

- enum `sc_bfault_t` {  
`BOARD_BFAULT_COMMON` = 0, `BOARD_BFAULT_CPU` = 1, `BOARD_BFAULT_EXIT` = 2, `BOARD_BFAULT_DDR_RET`  
= 3,  
`BOARD_BFAULT_REBOOT` = 4, `BOARD_BFAULT_BAD_CONTAINER` = 5, `BOARD_BFAULT_BRD_FAIL` = 6,  
`BOARD_BFAULT_TEST_FAIL` = 7,  
`BOARD_BFAULT_DDR_INIT_FAIL` = 8 }

*Board fault types.*

- enum `board_reboot_to_t` { `BOARD_REBOOT_TO_NONE` = 0, `BOARD_REBOOT_TO_FORCE` = 1,  
`BOARD_REBOOT_TO_FAULT` = 2 }

*Board reboot timeout actions.*

- enum `board_cpu_rst_ev_t` { `BOARD_CPU_RESET_SELF` = 0, `BOARD_CPU_RESET_WDOG` = 1, `BOARD_CPU_RESET_LOCKUP` = 2, `BOARD_CPU_RESET_MEM_ERR` = 3 }

*Board reset event types for CPUs.*

- enum `board_ddr_action_t` {  
`BOARD_DDR_COLD_INIT` = 0, `BOARD_DDR_PERIODIC` = 1, `BOARD_DDR_SR_DRC_ON_ENTER` = 2,  
`BOARD_DDR_SR_DRC_ON_EXIT` = 3,  
`BOARD_DDR_SR_DRC_OFF_ENTER` = 4, `BOARD_DDR_SR_DRC_OFF_EXIT` = 5, `BOARD_DDR_PERIODIC_HALT`  
= 6, `BOARD_DDR_PERIODIC_RESTART` = 7,  
`BOARD_DDR_DERATE_PERIODIC` = 8, `BOARD_DDR0_VREF` = 9, `BOARD_DDR1_VREF` = 10 }

*DDR actions (power state transitions, etc.)*

## Functions

- `sc_err_t` `test_drv` (`sc_bool_t` \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- `sc_err_t` `test_sc` (`sc_bool_t` \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- `sc_err_t` `test_ap` (`sc_bool_t` \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- void `board_monitor` (void)  
*Shim monitor function (to allow monitor inclusion from object packages)*
- void `board_exit` (`int32_t` status)

- Shim for exit()*
  - void [board\\_stdio](#) (void)
- Shim for setvbuf()*
  - void [board\\_printf](#) (const char \*fmt,...)
- Conditional printf.*
  - void [board\\_ddr\\_periodic\\_enable](#) (sc\_bool\_t enb)
- Enable/disable the DDR periodic tick.*
  - void [board\\_ddr\\_derate\\_periodic\\_enable](#) (sc\_bool\_t enb)
- Enable/disable the DDR derate periodic tick.*
  - void [board\\_common\\_tick](#) (uint16\_t msec)
- Common function to tick the board.*

## Variables

- const sc\_rm\_idx\_t [board\\_num\\_rsrc](#)  
*External variable for accessing the number of board resources.*
- const [sc\\_rsrc\\_map\\_t](#) [board\\_rsrc\\_map](#) [BRD\_NUM\_RSRC\_BRD]  
*External variable for accessing the board resource map.*
- const [uint32\\_t](#) [board\\_ddr\\_period\\_ms](#)  
*External variable for specing DDR periodic training.*
- const [uint32\\_t](#) [board\\_ddr\\_derate\\_period\\_ms](#)  
*External variable for DDR periodic derate.*
- [sc\\_bool\\_t](#) [debug](#)  
*Shim debug variable (to allow object package config)*
- [sc\\_bool\\_t](#) [has\\_test](#)  
*Shim has\_test variable (to allow object package config)*
- [sc\\_bool\\_t](#) [test\\_all](#)  
*Shim test\_all variable (to allow object package config)*
- [sc\\_bool\\_t](#) [has\\_monitor](#)  
*Shim has\_monitor variable (to allow object package config)*
- [sc\\_bool\\_t](#) [xrdc\\_nocheck](#)  
*Shim xrdc\_nocheck variable (to allow object package config)*

## Macros for DCD processing

- #define **DATA4**(A, V) \*((volatile [uint32\\_t\\*](#))(A)) = U32(V)
- #define **SET\_BIT4**(A, V) \*((volatile [uint32\\_t\\*](#))(A)) |= U32(V)
- #define **CLR\_BIT4**(A, V) \*((volatile [uint32\\_t\\*](#))(A)) &= ~(U32(V))
- #define **CHECK\_BITS\_SET4**(A, M)
- #define **CHECK\_BITS\_CLR4**(A, M)
- #define **CHECK\_ANY\_BIT\_SET4**(A, M)
- #define **CHECK\_ANY\_BIT\_CLR4**(A, M)

## Initialization Functions

- void `board_init` (`boot_phase_t` phase)  
*This function initializes the board.*
- `LPUART_Type` \* `board_get_debug_uart` (`uint8_t` \*inst, `uint32_t` \*baud)  
*This function returns the debug UART info.*
- void `board_config_debug_uart` (`sc_bool_t` early\_phase)  
*This function initializes the debug UART.*
- void `board_disable_debug_uart` (void)  
*This function powers off the debug UART.*
- void `board_config_sc` (`sc_rm_pt_t` pt\_sc)  
*This function configures SCU resources.*
- `board_parm_rtn_t` `board_parameter` (`board_parm_t` parm)  
*This function returns board configuration info.*
- `sc_bool_t` `board_rsrc_avail` (`sc_rsrc_t` rsrc)  
*This function returns resource availability info.*
- `sc_err_t` `board_init_ddr` (`sc_bool_t` early, `sc_bool_t` ddr\_initialized)  
*This function initializes DDR.*
- `sc_err_t` `board_ddr_config` (bool rom\_caller, `board_ddr_action_t` action)  
*This function configures the DDR.*
- void `board_system_config` (`sc_bool_t` early, `sc_rm_pt_t` pt\_boot)  
*This function allows the board file to do SCFW configuration.*
- `sc_bool_t` `board_early_cpu` (`sc_rsrc_t` cpu)  
*This function returns SC\_TRUE for early CPUs.*

## Power Functions

- void `board_set_power_mode` (`sc_sub_t` ss, `uint8_t` pd, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*This function transitions the power state for an external board- level supply which goes to the i.MX8.*
- `sc_err_t` `board_set_voltage` (`sc_sub_t` ss, `uint32_t` new\_volt, `uint32_t` old\_volt)  
*This function sets the voltage for a PMIC controlled SS.*
- void `board_lpm` (`sc_pm_power_mode_t` mode)  
*This function is used to set power supplies of the board when entering and exiting low power mode.*
- void `board_trans_resource_power` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*This function transitions the power state for an external board- level supply which goes to a board component.*
- void `board_rsrc_reset` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `sc_rm_pt_t` pt)  
*This function resets a board resource.*

## Misc Functions

- [sc\\_err\\_t board\\_power](#) ([sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function is used to set the board power.*
- [sc\\_err\\_t board\\_reset](#) ([sc\\_pm\\_reset\\_type\\_t](#) type, [sc\\_pm\\_reset\\_reason\\_t](#) reason, [sc\\_rm\\_pt\\_t](#) pt)  
*This function is used to reset the system.*
- void [board\\_cpu\\_reset](#) ([sc\\_rsrc\\_t](#) resource, [board\\_cpu\\_rst\\_ev\\_t](#) reset\_event, [sc\\_rm\\_pt\\_t](#) pt)  
*This function is called when a CPU encounters a reset event.*
- void [board\\_reboot\\_part](#) ([sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_reset\\_type\\_t](#) \*type, [sc\\_pm\\_reset\\_reason\\_t](#) \*reason, [sc\\_pm\\_power\\_mode\\_t](#) \*mode, [uint32\\_t](#) \*mask)  
*This function is called when a partition reboot is requested.*
- void [board\\_reboot\\_part\\_cont](#) ([sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) \*boot\_cpu, [sc\\_rsrc\\_t](#) \*boot\_mu, [sc\\_rsrc\\_t](#) \*boot\_dev, [sc\\_faddr\\_t](#) \*boot\_addr)  
*This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.*
- [board\\_reboot\\_to\\_t](#) [board\\_reboot\\_timeout](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*This function is called when a partition reboot times out.*
- void [board\\_panic](#) ([sc\\_dsc\\_t](#) dsc)  
*This function is called when a SS (other than SCU) reports a panic temp alarm.*
- void [board\\_fault](#) ([sc\\_bool\\_t](#) restarted, [sc\\_bfault\\_t](#) reason, [sc\\_rm\\_pt\\_t](#) pt)  
*This function is called when a fault is detected or the SCFW returns from main().*
- void [board\\_security\\_violation](#) (void)  
*This function is called when a security violation is reported by the SECO or SNVS.*
- [sc\\_bool\\_t](#) [board\\_get\\_button\\_status](#) (void)  
*This function is used to return the current status of the ON/OFF button.*
- [sc\\_err\\_t](#) [board\\_set\\_control](#) ([sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_idx\\_t](#) idx, [sc\\_rm\\_idx\\_t](#) rsrc\_idx, [uint32\\_t](#) ctrl, [uint32\\_t](#) val)  
*This function sets a miscellaneous control value.*
- [sc\\_err\\_t](#) [board\\_get\\_control](#) ([sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_idx\\_t](#) idx, [sc\\_rm\\_idx\\_t](#) rsrc\_idx, [uint32\\_t](#) ctrl, [uint32\\_t](#) \*val)  
*This function gets a miscellaneous control value.*
- void [board\\_tick](#) ([uint16\\_t](#) msec)  
*This function is called periodically to tick the board.*
- [sc\\_err\\_t](#) [board\\_ioctl](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) mu, [uint32\\_t](#) \*parm1, [uint32\\_t](#) \*parm2, [uint32\\_t](#) \*parm3)  
*This function is called when [sc\\_misc\\_board\\_ioctl\(\)](#) is called.*
- void [PMIC\\_IRQHandler](#) (void)  
*Interrupt handler for the PMIC.*
- void [SNVS\\_Button\\_IRQHandler](#) (void)  
*Interrupt handler for the SNVS button.*

### 16.30.1 Detailed Description

Module for the Board interface.

### 16.30.2 Macro Definition Documentation

## 16.30.2.1 CHECK\_BITS\_SET4

```
#define CHECK_BITS_SET4(
    A,
    M )
```

**Value:**

```
while((*( (volatile uint32_t*) (A) ) \
    & U32(M)) != ((uint32_t)(M))){}
```

## 16.30.2.2 CHECK\_BITS\_CLR4

```
#define CHECK_BITS_CLR4(
    A,
    M )
```

**Value:**

```
while((*( (volatile uint32_t*) (A) ) \
    & U32(M)) != U32(0U)){}
```

## 16.30.2.3 CHECK\_ANY\_BIT\_SET4

```
#define CHECK_ANY_BIT_SET4(
    A,
    M )
```

**Value:**

```
while((*( (volatile uint32_t*) (A) ) \
    & U32(M)) == U32(0U)){}
```

## 16.30.2.4 CHECK\_ANY\_BIT\_CLR4

```
#define CHECK_ANY_BIT_CLR4(
    A,
    M )
```

**Value:**

```
while((*( (volatile uint32_t*) (A) ) \
    & U32(M)) == U32(M)){}
```

## 16.30.2.5 BRD\_ERR

```
#define BRD_ERR(
    X )
```

**Value:**

```
if (err == SC_ERR_NONE) \
{ \
    err = (X); \
    if (err != SC_ERR_NONE) \
    { \
        board_print(3, "error @ line %d: %d\n", \
            __LINE__, err); \
        board_fault(SC_FALSE, \
            BOARD_BFAULT_BRD_FAIL, SC_PT); \
    } \
}
```

Macro for debug of board calls.

**Examples**

[board.c](#).

### 16.30.3 Enumeration Type Documentation

#### 16.30.3.1 board\_parm\_t

enum `board_parm_t`

Board config parameter types.

##### Enumerator

BOARD_PARM_PCIE_PLL	PCIe PLL internal or external.
BOARD_PARM_KS1_RESUME_USEC	Supply ramp delay in usec for KS1 exit.
BOARD_PARM_KS1_RETENTION	Controls if retention is applied during KS1.
BOARD_PARM_KS1_ONOFF_WAKE	Controls if ONOFF button can wake from KS1.
BOARD_PARM_REBOOT_TIME	Partition reboot timeout in mS.
BOARD_PARM_DC0_PLL0_SSC	DC0 PLL0 spread spectrum config.
BOARD_PARM_DC0_PLL1_SSC	DC0 PLL1 spread spectrum config.
BOARD_PARM_DC1_PLL0_SSC	DC1 PLL0 spread spectrum config.
BOARD_PARM_DC1_PLL1_SSC	DC1 PLL1 spread spectrum config.
BOARD_PARM_ISI_PIX_FREQ	ISI pixel clock frequency override.
BOARD_PARM_VDD_MEMC	VDD_MEMC voltage, valid only for DXL.
BOARD_PARM_KS1_WDOG_WAKE	Controls if SC WDOG configuration during KS1.
BOARD_PARM_PCIE_DPLL_SS	Spread Spectrum SPREAD value for PCIE DPLL (DXL ONLY)

#### 16.30.3.2 sc\_bfault\_t

enum `sc_bfault_t`

Board fault types.

##### Enumerator

BOARD_BFAULT_COMMON	Common fault handler.
BOARD_BFAULT_CPU	Cortex-M ECC or lockup error.
BOARD_BFAULT_EXIT	SCFW exit.
BOARD_BFAULT_DDR_RET	DDR retention request without configuration.
BOARD_BFAULT_REBOOT	Undetermined partition reboot failure.
BOARD_BFAULT_BAD_CONTAINER	Bad boot container, invalid partitions/images.
BOARD_BFAULT_BRD_FAIL	Board failure - RM or PMIC, etc.
BOARD_BFAULT_TEST_FAIL	Unit test failure, exit.
BOARD_BFAULT_DDR_INIT_FAIL	<code>board_init_ddr()</code> returned an error

## 16.30.3.3 board\_reboot\_to\_t

```
enum board_reboot_to_t
```

Board reboot timeout actions.

## Enumerator

BOARD_REBOOT_TO_NONE	Reboot timeout does nothing.
BOARD_REBOOT_TO_FORCE	Reboot timeout forces reboot continue.
BOARD_REBOOT_TO_FAULT	Reboot timeout causes board fault.

## 16.30.3.4 board\_ddr\_action\_t

```
enum board_ddr_action_t
```

DDR actions (power state transitions, etc.)

## Enumerator

BOARD_DDR_COLD_INIT	Init DDR from POR.
BOARD_DDR_PERIODIC	Run periodic training.
BOARD_DDR_SR_DRC_ON_ENTER	Enter self-refresh (leave DRC on)
BOARD_DDR_SR_DRC_ON_EXIT	Exit self-refresh (DRC was on)
BOARD_DDR_SR_DRC_OFF_ENTER	Enter self-refresh (turn off DRC)
BOARD_DDR_SR_DRC_OFF_EXIT	Exit self-refresh (DRC was off)
BOARD_DDR_PERIODIC_HALT	Halt periodic training.
BOARD_DDR_PERIODIC_RESTART	Restart periodic training.
BOARD_DDR_DERATE_PERIODIC	Run periodic derate.
BOARD_DDR0_VREF	Run VREF training for DRC 0.
BOARD_DDR1_VREF	Run VREF training for DRC 1.

## 16.30.4 Function Documentation

## 16.30.4.1 board\_init()

```
void board_init (
    boot_phase_t phase )
```

This function initializes the board.

**Parameters**

in	<i>phase</i>	boot phase
----	--------------	------------

There are seven phases to board initialization. The first phase is system init (*phase* = `BOOT_PHASE_SYS_INIT`). This happens before any HW access is possible. The second phase is the API phase (*phase* = `BOOT_PHASE_API_INIT`) and initializes all of the board interface data structures. The third phase (*phase* = `BOOT_PHASE_HW_INIT`) is the HW phase and this initializes the board hardware. The fourth phase (*phase* = `BOOT_PHASE_EARLY_INIT`) is just before starting early CPU. The fifth phase (*phase* = `BOOT_PHASE_LATE_INIT`) is just before starting the remaining CPUs. The sixth phase (*phase* = `BOOT_PHASE_FINAL_INIT`) is the final boot phase and is used to wrap up any needed init. A test phase (*phase* = `BOOT_PHASE_TEST_INIT`) is called only when an SCFW image is built with unit tests and is called just before any tests are run.

**Examples**

[board.c](#).

**16.30.4.2 board\_get\_debug\_uart()**

```
LPUART_Type* board_get_debug_uart (
    uint8_t * inst,
    uint32_t * baud )
```

This function returns the debug UART info.

**Parameters**

in	<i>inst</i>	UART instance
in	<i>baud</i>	UART baud rate

**Returns**

Pointer to the debug UART type.

**Examples**

[board.c](#).

**16.30.4.3 board\_config\_debug\_uart()**

```
void board_config_debug_uart (
    sc_bool_t early_phase )
```

This function initializes the debug UART.



**Parameters**

in	<i>early_phase</i>	flag indicating phase
----	--------------------	-----------------------

**Examples**

[board.c](#).

**16.30.4.4 board\_disable\_debug\_uart()**

```
void board_disable_debug_uart (
    void )
```

This function powers off the debug UART.

Only called when rebooting a partition. Only needs to power down the UART if it isn't the dedicated SCU UART. [board\\_get\\_debug\\_uart\(\)](#) will be called again after the reboot completes.

**Examples**

[board.c](#).

**16.30.4.5 board\_config\_sc()**

```
void board_config_sc (
    sc\_rm\_pt\_t pt_sc )
```

This function configures SCU resources.

**Parameters**

in	<i>pt_sc</i>	SCU partition
----	--------------	---------------

By default, the SCFW keeps most of the resources found in the SCU subsystem. It also keeps the SCU/PMIC pads required for the main code to function. Any additional resources or pads required for the board code to run should be kept here. This is done by marking them as not movable.

**Examples**

[board.c](#).

#### 16.30.4.6 board\_parameter()

```
board_parm_rtn_t board_parameter (
    board_parm_t parm )
```

This function returns board configuration info.

##### Parameters

in	<i>parm</i>	parameter to return
----	-------------	---------------------

This function is used to return board configuration info. Parameters define if various how various SoC connections are made at the board-level. For example, the external PCIe clock input.

Note this can be called at any time in the boot process. If a return value is based on run-time detection (for example reading a GPIO) great care must be take to insure the return value is correct and that infrastructure is powered to allow this.

See example code (board.c) for parameter/returns options.

##### Returns

Returns the paramter value.

##### Examples

[board.c](#).

#### 16.30.4.7 board\_rsrc\_avail()

```
sc_bool_t board_rsrc_avail (
    sc_rsrc_t rsrc )
```

This function returns resource availability info.

##### Parameters

in	<i>rsrc</i>	resource to check
----	-------------	-------------------

This function is used to return board configuration info. It reports if resources are functional on this board. For example, which DDR controllers are used.

See example code (board.c) for more details.

**Returns**

Returns SC\_TRUE if available.

**Examples**

[board.c](#).

**16.30.4.8 board\_init\_ddr()**

```
sc_err_t board_init_ddr (
    sc_bool_t early,
    sc_bool_t ddr_initialized )
```

This function initializes DDR.

**Parameters**

in	<i>early</i>	phase of init
in	<i>ddr_initialized</i>	True if ROM initialized the DDR

This function may be called twice. The early parameter is SC\_TRUE when called prior to M4 start and SC\_FALSE when called after. This allows the implementation to decide when DDR init needs to be done.

Note the first call will not occur unless SC\_BD\_FLAGS\_EARLY\_CPU\_START is set in bd\_flags of the boot container.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Examples**

[board.c](#).

**16.30.4.9 board\_ddr\_config()**

```
sc_err_t board_ddr_config (
    bool rom_caller,
    board_ddr_action_t action )
```

This function configures the DDR.

**Parameters**

in	<i>rom_caller</i>	is ROM the caller?
in	<i>action</i>	perform this action on DDR

**Returns**

Returns SC\_ERR\_NONE if successful.

This function may be called from the ROM (*rom\_caller* = SC\_TRUE). In this case, the SCFW startup has not yet run and it is not valid to call most SCFW function calls. DSC\_AIRegisterWrite() and SYSCTR\_TimeDelay() are the only two functions that have are safe to call.

**Examples**

[board.c](#).

**16.30.4.10 board\_system\_config()**

```
void board_system_config (
    sc_bool_t early,
    sc_rm_pt_t pt_boot )
```

This function allows the board file to do SCFW configuration.

**Parameters**

in	<i>early</i>	phase of init
in	<i>pt_boot</i>	boot partition

This function may be called twice. The early parameter is SC\_TRUE when called prior to M4 start and SC\_FALSE when called after. This allows the implementation to decide when to do configuration processing.

Note the first call will not occur unless SC\_BD\_FLAGS\_EARLY\_CPU\_START is set in bd\_flags of the boot container.

Typical actions here include creating a resource partition for an M4, powering up a board component, or configuring a shared clock.

**Examples**

[board.c](#).

#### 16.30.4.11 board\_early\_cpu()

```
sc_bool_t board_early_cpu (  
    sc_rsrc_t cpu )
```

This function returns SC\_TRUE for early CPUs.

**Parameters**

in	<i>cpu</i>	CPU
----	------------	-----

This function should return SC\_TRUE if the CPU in question may be started early. This early start is before power on of later CPU subsystems. It would normally return SC\_TRUE for CM4 cores that need to run early. Only SC\_R\_M4\_0\_PID0 and SC\_R\_M4\_1\_PID0 can return SC\_TRUE.

Note CPUs will only get started early if SC\_BD\_FLAGS\_EARLY\_CPU\_START is set in bd\_flags of the boot container.

**Returns**

Returns SC\_TRUE if CPU should start early.

**Examples**

[board.c](#).

**16.30.4.12 board\_set\_power\_mode()**

```
void board_set_power_mode (
    sc_sub_t ss,
    uint8_t pd,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

This function transitions the power state for an external board- level supply which goes to the i.MX8.

**Parameters**

in	<i>ss</i>	subsystem using supply
in	<i>pd</i>	power domain
in	<i>from_mode</i>	power mode transitioning from
in	<i>to_mode</i>	power mode transitioning to

This function is used to transition a board power supply that is used by the SoC. It allows mapping of subsystem power domains to board supplies.

Note that the base code will enable/disable isolators after changing the state of internal power domains. External supplies sometimes supply a domain connected via an isolator to a domain passed here. In this case, this function needs to also control the connected domain's supply. For example, when LVDS SS PD (PD1) is powered toggled, the external supply for the LVDS PHY must be toggled here. MIPI and CSI SS PD are similar.

**Examples**

[board.c](#).

#### 16.30.4.13 board\_set\_voltage()

```
sc_err_t board_set_voltage (
    sc_sub_t ss,
    uint32_t new_volt,
    uint32_t old_volt )
```

This function sets the voltage for a PMIC controlled SS.

##### Parameters

in	<i>ss</i>	subsystem
in	<i>new_volt</i>	voltage value to be set
in	<i>old_volt</i>	current voltage

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

##### Examples

[board.c](#).

#### 16.30.4.14 board\_lpm()

```
void board_lpm (
    sc_pm_power_mode_t mode )
```

This function is used to set power supplies of the board when entering and exiting low power mode.

##### Parameters

in	<i>mode</i>	power mode to apply
----	-------------	---------------------

Note this function is not called by [sc\\_pm\\_set\\_sys\\_power\\_mode\(\)](#). It is called when the system dynamically transitions power modes during run-time execution. It is normally used to manage the supply for the memories (MEMC).

##### Examples

[board.c](#).

#### 16.30.4.15 board\_trans\_resource\_power()

```
void board_trans_resource_power (
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

This function transitions the power state for an external board- level supply which goes to a board component.

##### Parameters

in	<i>idx</i>	board-relative resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>from_mode</i>	power mode transitioning from
in	<i>to_mode</i>	power mode transitioning to

This function is used to transition a board power supply that is used by a board component. It allows mapping of board resources (e.g. SC\_R\_BOARD\_R0) to board supplies.

*idx* should be used to identify the resource. It is 0-n and is associated with the board resources PMIC\_0 through BOARD\_R7.

*rsrc\_idx* is only useful for debug output of a resource name.

##### Examples

[board.c](#).

#### 16.30.4.16 board\_rsrc\_reset()

```
void board_rsrc_reset (
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    sc_rm_pt_t pt )
```

This function resets a board resource.

##### Parameters

in	<i>idx</i>	board-relative resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>pt</i>	partition

This function is used to reset resource. If pt equals SC\_PT\_ALL then reset all resources belonging to that partition. Otherwise, reset rsrc\_idx only.



It is only called when a partition is rebooted or when the `sc_pm_resource_reset()` function is called. Is is usually empty unless a resource can't be powered off but can be soft reset.

*idx* should be used to identify the resource. It is 0-n and is associated with the board resources PMIC\_0 through BOARD\_R7.

*rsrc\_idx* is only useful for debug output of a resource name.

#### Examples

[board.c](#).

#### 16.30.4.17 board\_power()

```
sc_err_t board_power (
    sc_pm_power_mode_t mode )
```

This function is used to set the board power.

#### Parameters

in	mode	power mode to apply
----	------	---------------------

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid mode

This function is only called by `sc_pm_set_sys_power_mode()`. It is normally used ask the PMIC to power off the board completely.

#### Examples

[board.c](#).

#### 16.30.4.18 board\_reset()

```
sc_err_t board_reset (
    sc_pm_reset_type_t type,
    sc_pm_reset_reason_t reason,
    sc_rm_pt_t pt )
```

This function is used to reset the system.

**Parameters**

in	<i>type</i>	reset type
in	<i>reason</i>	cause of reset
in	<i>pt</i>	partition causing reset

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_ERR\_PARM if invalid type

If this function returns, then the reset did not occur due to an invalid parameter.

**Examples**

[board.c](#).

**16.30.4.19 board\_cpu\_reset()**

```
void board_cpu_reset (
    sc_rsrc_t resource,
    board_cpu_rst_ev_t reset_event,
    sc_rm_pt_t pt )
```

This function is called when a CPU encounters a reset event.

**Parameters**

in	<i>resource</i>	CPU resource
in	<i>reset_event</i>	CPU reset event
in	<i>pt</i>	partition of CPU

**Examples**

[board.c](#).

**16.30.4.20 board\_reboot\_part()**

```
void board_reboot_part (
    sc_rm_pt_t pt,
```

```

sc_pm_reset_type_t * type,
sc_pm_reset_reason_t * reason,
sc_pm_power_mode_t * mode,
uint32_t * mask )

```

This function is called when a partition reboot is requested.

It allows the port to override the parameters or take other action such as logging or reboot the board.

#### Parameters

in	<i>pt</i>	partition being rebooted
in, out	<i>type</i>	pointer to modify reset type
in, out	<i>reason</i>	pointer to modify reset reason
in, out	<i>mode</i>	pointer to modify power cycle mode
out	<i>mask</i>	pointer to return mask of wait partitions

Code can modify or log the parameters. Can also take another action like reset the board. After return from this function, the partition will be rebooted.

Type is cold, warm, board. Reason is SW, WDOG, etc. Reboot is accomplished by reducing power and reapplying. Mode indicates the power level to reduce to (usually off).

If *mask* is non-0 mask, then the reboot will be delayed until all partitions indicated in the mask (pt 1 = bit 1, etc.) have called [sc\\_pm\\_reboot\\_continue\(\)](#) to continue the boot.

#### Examples

[board.c](#).

#### 16.30.4.21 board\_reboot\_part\_cont()

```

void board_reboot_part_cont (
    sc_rm_pt_t pt,
    sc_rsrc_t * boot_cpu,
    sc_rsrc_t * boot_mu,
    sc_rsrc_t * boot_dev,
    sc_faddr_t * boot_addr )

```

This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.

It allows the boot parameters to be changed. Could also bracket a change done in [board\\_reboot\\_part\(\)](#).

#### Parameters

in	<i>pt</i>	partition being rebooted
in, out	<i>boot_cpu</i>	pointer to modify the boot CPU
in, out	<i>boot_mu</i>	pointer to modify the boot MU
in, out	<i>boot_dev</i>	pointer to modify the boot device
in, out	<i>boot_addr</i>	pointer to modify the boot address

### Examples

[board.c](#).

#### 16.30.4.22 board\_reboot\_timeout()

```
board_reboot_to_t board_reboot_timeout (
    sc_rm_pt_t pt )
```

This function is called when a partition reboot times out.

#### Parameters

in	<i>pt</i>	partition being rebooted
----	-----------	--------------------------

#### Returns

Returns the desired action.

### Examples

[board.c](#).

#### 16.30.4.23 board\_panic()

```
void board_panic (
    sc_dsc_t dsc )
```

This function is called when a SS (other than SCU) reports a panic temp alarm.

#### Parameters

in	<i>dsc</i>	dsc reporting alarm
----	------------	---------------------

Note this function would normally request a board reset.

See the Porting Guide for more information.

### Examples

[board.c](#).

#### 16.30.4.24 board\_fault()

```
void board_fault (
    sc_bool_t restarted,
    sc_bfault_t reason,
    sc_rm_pt_t pt )
```

This function is called when a fault is detected or the SCFW returns from main().

##### Parameters

in	<i>restarted</i>	SC_TRUE if called on restart
in	<i>reason</i>	reason for the fault
in	<i>pt</i>	partition causing fault

Note this function would normally request a board reset. For debug builds it is common to disable the watchdog and loop.

The *restarted* paramter is SC\_TRUE if this error is pending from the last restart.

##### Examples

[board.c](#).

#### 16.30.4.25 board\_security\_violation()

```
void board_security_violation (
    void )
```

This function is called when a security violation is reported by the SECO or SNVS.

Note this function would normally request a board reset. For debug builds it is common to do nothing.

##### Examples

[board.c](#).

#### 16.30.4.26 board\_get\_button\_status()

```
sc_bool_t board_get_button_status (
    void )
```

This function is used to return the current status of the ON/OFF button.

##### Returns

Returns the status

##### Examples

[board.c](#).

## 16.30.4.27 board\_set\_control()

```

sc_err_t board_set_control (
    sc_rsrc_t resource,
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t val )

```

This function sets a miscellaneous control value.

## Parameters

in	<i>resource</i>	resource
in	<i>idx</i>	board resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to write
in	<i>val</i>	value to write

## Returns

Returns an error code (SC\_ERR\_NONE = success).

Note this function can be used to set voltages for both SoC resources and board resources (e.g. SC\_R\_BOARD\_R0).

## Examples

[board.c](#).

## 16.30.4.28 board\_get\_control()

```

sc_err_t board_get_control (
    sc_rsrc_t resource,
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t * val )

```

This function gets a miscellaneous control value.

## Parameters

in	<i>resource</i>	resource
in	<i>idx</i>	board resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to read
out	<i>val</i>	pointer to return value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Examples**

[board.c](#).

**16.30.4.29 board\_tick()**

```
void board_tick (
    uint16_t msec )
```

This function is called periodically to tick the board.

**Parameters**

in	<i>msec</i>	number of mS to increment
----	-------------	---------------------------

Can be used to implement customer watchdogs, monitor some hardware, etc.

**Examples**

[board.c](#).

**16.30.4.30 board\_ioctl()**

```
sc_err_t board_ioctl (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t mu,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

This function is called when [sc\\_misc\\_board\\_ioctl\(\)](#) is called.

**Parameters**

in	<i>caller_pt</i>	handle of caller partition
in	<i>mu</i>	receiving MU via RPC/IPC
in, out	<i>parm1</i>	pointer to pass parameter 1
in, out	<i>parm2</i>	pointer to pass parameter 2
in, out	<i>parm3</i>	pointer to pass parameter 3

Can be used to implement customer watchdogs, monitor some hardware, etc.

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### Examples

[board.c](#).

#### 16.30.4.31 test\_drv()

```
sc_err_t test_drv (  
    sc_bool_t *const stop )
```

Shim test function (to allow test inclusion from object packages)

#### Parameters

in	stop	flag indicating if test run should stop
----	------	---

#### Returns

Returns an error code (SC\_ERR\_NONE = success)

#### 16.30.4.32 test\_sc()

```
sc_err_t test_sc (  
    sc_bool_t *const stop )
```

Shim test function (to allow test inclusion from object packages)

#### Parameters

in	stop	flag indicating if test run should stop
----	------	---

#### Returns

Returns an error code (SC\_ERR\_NONE = success)



**16.30.4.33 test\_ap()**

```
sc_err_t test_ap (
    sc_bool_t *const stop )
```

Shim test function (to allow test inclusion from object packages)

**Parameters**

in	stop	flag indicating if test run should stop
----	------	---

**Returns**

Returns an error code (SC\_ERR\_NONE = success)

**16.30.4.34 board\_ddr\_periodic\_enable()**

```
void board_ddr_periodic_enable (
    sc_bool_t enb )
```

Enable/disable the DDR periodic tick.

**Parameters**

in	enb	enable flag (SC_TRUE = on)
----	-----	----------------------------

**Examples**

[board.c](#).

**16.30.4.35 board\_ddr\_derate\_periodic\_enable()**

```
void board_ddr_derate_periodic_enable (
    sc_bool_t enb )
```

Enable/disable the DDR derate periodic tick.

**Parameters**

in	enb	enable flag (SC_TRUE = on)
----	-----	----------------------------

### Examples

[board.c](#).

#### 16.30.4.36 board\_common\_tick()

```
void board_common_tick (
    uint16_t msec )
```

Common function to tick the board.

#### Parameters

in	<i>msec</i>	number of mS to increment
----	-------------	---------------------------

## 16.31 SOC: SoC Interface

Module for the SoC Interface.

### Data Structures

- struct [soc\\_patch\\_area\\_list\\_t](#)
- struct [soc\\_freq\\_volt\\_tbl\\_t](#)
- struct [soc\\_gpu\\_clks\\_opp\\_t](#)
- struct [soc\\_cpu\\_state\\_t](#)  
*Stores CPU power state info.*
- struct [soc\\_cluster\\_state\\_t](#)  
*Stores cluster power state info.*
- struct [soc\\_multicluster\\_state\\_t](#)  
*Stores multi-cluster power state info.*
- struct [soc\\_m4\\_state\\_t](#)  
*Stores M4 sleep state info.*
- struct [soc\\_sys\\_if\\_node\\_t](#)  
*Stores system interface node resource info.*
- struct [soc\\_sys\\_if\\_req\\_t](#)  
*Stores system interface power mode request info.*
- struct [soc\\_hmp\\_node\\_t](#)  
*Stores HMP node power mode info.*
- struct [soc\\_fspi\\_ret\\_info\\_t](#)  
*Stores HMP FSPI retention info.*
- struct [soc\\_hmp\\_t](#)  
*Stores HMP system power mode info.*
- struct [soc\\_ddr\\_ret\\_region\\_t](#)
- struct [soc\\_ddr\\_ret\\_info\\_t](#)  
*Stores DDR retention info.*
- struct [soc\\_dqs2dq\\_sync\\_info\\_t](#)  
*Stores DQS2DQ synchronization info.*
- struct [soc\\_msi\\_ring\\_usecount\\_t](#)  
*Stores MSI ring usecount.*

### Macros

- #define [STC\\_RCAT\\_SETCAT](#)(SS, CAT, CATMASK, CMP)  
*Macro to configure an STC category.*
- #define [STC\\_RCAT\\_SETSTARTSTOPTDM](#)(SS, CAT, TDM, START, STOP)  
*Macro to set an STC TDM.*
- #define [STC\\_RCAT\\_GETHPR](#)(SS, CAT)  
*Macro to get an STC HPR.*
- #define [STC\\_RCAT\\_SETHPR](#)(SS, CAT, HPR)  
*Macro to set an STC HPR.*
- #define [STC\\_QOS\\_PANIC](#)(SS, CAT, QOS)

- *Macro to set an STC QoS panic.*
- #define **STC\_UD\_THRESHOLD1**(SS, CAT, TH, QOS)
- *Macro to set an STC threshold.*
- #define **STC\_UD\_THRESHOLD2**(SS, CAT, TH, QOS)
- *Macro to set an STC threshold 2.*
- #define **STC\_UD\_DIS**(SS)
- *Macro to disable an STC underrun detect.*
- #define **SOC\_SYS\_IF\_NO\_SAVE** (**SC\_PM\_PW\_MODE\_ON** + 1U)
- #define **SOC\_RR** 1U
- *Reset reason SNVS persistant storage register.*
- #define **SOC\_RR\_CHECK**(X) (((X) >> 24U) & 0xFFUL) == 0xCCUL)
- *Macro to check if reset reason is valid.*
- #define **SOC\_RR\_INFO**(R, P) ((0xCCUL << 24U) | (U32(R) << 8U) | U32(P))
- *Macro to set the reset reason.*
- #define **SOC\_RR\_REASON**(X) (((X) >> 8U) & 0xFFUL)
- *Macro to extract the reset reason.*
- #define **SOC\_RR\_PT**(X) (((X) >> 0U) & 0xFFUL)
- *Macro to extract the resetting partition.*

## Variables

- **sc\_rm\_pt\_t soc\_reset\_pt**
- *Global variable to hold resetting partition.*
- **sc\_pm\_reset\_reason\_t soc\_reset\_rsn**
- *Global variable to hold reset reason.*
- **uint32\_t soc\_dppll\_tbl\_0 []**
- **uint32\_t soc\_dppll\_tbl\_1 []**
- **sc\_bool\_t soc\_clk\_off\_trans**
- *Global variable to store the state of clocks during power transition.*
- **soc\_hmp\_t soc\_hmp**
- *Global variable to hold the SCU standalone repeater trim.*
- **soc\_sys\_if\_req\_t soc\_sys\_if\_req** [SOC\_NUM\_HMP\_NODES][SOC\_NUM\_SYS\_IF]
- **soc\_m4\_state\_t soc\_m4\_state** [SOC\_NUM\_M4]
- **soc\_cluster\_state\_t soc\_cluster\_state** [SOC\_NUM\_CLUSTER]
- **soc\_dqs2dq\_sync\_info\_t \* soc\_dqs2dq\_sync\_info**

## Defines for patch ID

- #define **SC\_PATCH\_ID\_NONE** 0x00U /\* Non patch - end marker \*/
- #define **SC\_PATCH\_ID\_SCU** 0x55U /\* SCU ROM patch \*/
- #define **SC\_PATCH\_ID\_SECO** 0x45U /\* SECO ROM patch \*/
- #define **SC\_PATCH\_ID\_V2X** 0x57U /\* V2X primary ROM patch \*/
- #define **SC\_PATCH\_ID\_V2X2** 0x59U /\* V2X secondary ROM patch \*/
- #define **SC\_PATCH\_ID\_C2XS** 0x5AU /\* V2X ROM patch SHA value \*/
- #define **SC\_PATCH\_ID\_CTRL** 0x5BU /\* Patch control \*/
- #define **SC\_PATCH\_ID\_ALL** 0xFFU /\* All patch IDs \*/

## Initialization Functions

- void [soc\\_init\\_common](#) (boot\_phase\_t phase)  
*This function initializes the parts of the SoC.*
- void [soc\\_init](#) (boot\_phase\_t phase)  
*This function initializes the SoC specific parts of the chip.*
- void [soc\\_config\\_sc](#) (sc\_rm\_pt\_t pt\_sc, sc\_rm\_pt\_t pt\_boot)  
*This function configures SCU resources.*
- void [soc\\_config\\_seco](#) (void)  
*This function configures SECO resources.*
- void [soc\\_db\\_stc\\_config](#) (void)  
*Configure the STCs in the DB when it is powered up.*
- void [soc\\_init\\_fused\\_rsrc](#) (void)  
*This function fills in a bit array with info about disabled resources.*
- void [soc\\_ss\\_notavail](#) (sc\_sub\_t ss)  
*This function configures a subsystem as not available.*
- void [soc\\_init\\_refgen](#) (void)  
*This function initializes the refgen trims from the fuses.*
- void [soc\\_analog\\_fuse\\_init](#) (void)  
*This function initialize regulator, repeater and osc trims from the fuses.*

## Info Functions

- void [soc\\_set\\_reset\\_info](#) (sc\_pm\_reset\_reason\_t reason, sc\_rm\_pt\_t pt)  
*This function saves reset info into persistent storage.*
- [sc\\_pm\\_reset\\_reason\\_t](#) [soc\\_reset\\_reason](#) (void)  
*Return reset reason.*
- [sc\\_rm\\_pt\\_t](#) [soc\\_reset\\_part](#) (void)  
*Return partition causing reset.*
- [sc\\_bool\\_t](#) [soc\\_rsrc\\_avail](#) (sc\_rsrc\_t rsrc)  
*This function returns if a resource is available.*
- [uint32\\_t](#) [soc\\_get\\_temp\\_trim](#) (sc\_dsc\_t dsc)  
*This function returns the trim value for a temp sensor.*
- [int8\\_t](#) [soc\\_get\\_temp\\_ofs](#) (sc\_dsc\_t dsc)  
*This function returns the offset value for a temp sensor.*
- [uint32\\_t](#) [soc\\_get\\_max\\_freq](#) (sc\_dsc\_t dsc\_id)  
*This function returns the maximum frequency limited by the fuses for the GPU and AP cores.*
- [sc\\_bool\\_t](#) [soc\\_enet\\_get\\_freq\\_limit](#) (sc\_rsrc\_t enet\_rsrc)  
*This function checks if the frequency is limited by fuse.*
- void [soc\\_get\\_max\\_freq\\_fuse](#) (void)  
*Initialize the maximum frequency of certain resources based on fuses.*
- [sc\\_bool\\_t](#) [soc\\_pd\\_switchable](#) (sc\_dsc\_t dsc, [uint32\\_t](#) pd)  
*This function identifies if the given pd has internal or external switches.*
- [sc\\_bool\\_t](#) [soc\\_pd\\_retention](#) (sc\_dsc\_t dsc, [uint32\\_t](#) pd)  
*This function checks if the given power domain of the given dsc supports retention.*
- [sc\\_bool\\_t](#) [soc\\_ss\\_has\\_bias](#) (sc\_sub\_t ss)  
*This function checks if the given subsystem has forward body-bias.*

- `dsc_ai_type_t soc_ss_ai_type` (`sc_sub_t ss`)  
*This function returns the subsystem AI type, mainly used to identify if an SS has temp sensor.*
- `uint32_t soc_mem_type` (`sc_dsc_t dsc`, `uint32_t pd`)  
*Return the type of memory used in the given PD of the DSC.*
- `uint8_t soc_mem_pwr_plane` (`sc_dsc_t dsc_id`)  
*This function returns the uniquely defined memory power plane for the given dsc id.*
- `void soc_dsc_clock_info` (`dsc_clk_type_t *clk_type`, `uint32_t *idx`, `sc_pm_clk_parent_t *parent`)  
*Return the DSCMIX clock slice index and type.*
- `uint32_t soc_get_clock_div` (`sc_dsc_t dsc`, `uint8_t *pll_div`)  
*Return the DSCMIX clock slice divider and pll-divided output connected to all the slices in the dsc.*
- `sc_bool_t soc_slice_is_dsc` (`const dsc_clk_info_t *clk_info`)  
*Checks if the given clock slice is the DSCMIX slice.*
- `uint8_t soc_get_avpll_ssc_n` (`sc_dsc_t dsc`, `uint8_t pll_index`)  
*This function returns spread spectrum info required to setup the AVPLL.*
- `sc_bool_t soc_gpu_freq_hw_limited` (`void`)  
*This function checks if the GPU frequency is HW limited based on fuses.*
- `void soc_rompatch_checksum` (`uint32_t *checksum`, `uint16_t len`)  
*Calculate and return the ROM patch checksum.*

## Analog Functions

- `void soc_setup_anamix` (`sc_bool_t enable`)  
*Enable/Disable anamix in some SS during init and low power mode.*
- `void soc_dsc_powerup_anamix` (`sc_dsc_t dsc`)  
*This function powers up the DSC anamix.*
- `void soc_dsc_powerup_phymix` (`sc_dsc_t dsc`)  
*This function powers up the DSC phymix.*
- `void soc_dsc_powerdown_anamix` (`sc_dsc_t dsc`)  
*This function powers down the DSC anamix.*
- `void soc_dsc_powerdown_phymix` (`sc_dsc_t dsc`)  
*This function powers down the DSC phymix.*
- `void soc_setup_hsio_repeater` (`board_parm_rtn_t internal_clk`, `sc_bool_t enable`)  
*Setup HSIO repeaters for internal or external PCIE clock.*
- `void soc_set_bias` (`sc_sub_t ss`, `uint8_t bias_mask`, `sc_bool_t enable`, `uint32_t delay`)  
*Setup the Forward body-bias for the given subsystem.*
- `uint32_t soc_dppll_dco_pc` (`sc_dsc_t dsc`, `uint8_t pll_index`, `uint32_t rate`)  
*Return the DPPLL DCO-P trim value.*
- `void soc_dppll_populate_tbl` (`void`)  
*Populate the DPPLL DCO-PC values based on fuses.*

## Power Functions

- `sc_err_t soc_set_freq_voltage` (`sc_sub_t` ss, `uint32_t` old\_freq, `uint32_t` \*new\_freq, `sc_bool_t` pmic\_change)  
*Set the voltage based on the frequency for SS controlled by PMIC rail.*
- `void soc_trans_pd` (`sc_sub_t` ss, `uint8_t` pd, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*Handle SoC and board level power transitions required to power up or down a power domain.*
- `sc_bool_t soc_bias_enabled` (`sc_sub_t` ss)  
*Check if the Forward body bias is enabled for the cluster, this function is only valid for the AP clusters.*
- `sc_bool_t soc_ss_has_vd_detect` (`sc_dsc_t` dsc, `sc_pm_clock_rate_t` rate)  
*Check if the new PLL rate is below the max freq vd-detect in the SS can support.*
- `void soc_trans_bandgap` (`sc_sub_t` ss, `sc_rsrc_t` rsrc\_idx, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*Transition internal SOC level bandgap.*
- `void soc_fabric_force_on` (`sc_sub_t` ss, `sc_bool_t` enb)
- `void soc_post_ss_reset` (`sc_dsc_t` dsc, `DSC_Type` \*dsc\_base)
- `void soc_gicr_quiesce` (`uint8_t` cluster\_idx, `uint32_t` cpu\_idx)
- `void soc_pause_ddr_traffic` (`sc_bool_t` pause)

## HPM Functions

- `void soc_init_hmp` (`boot_phase_t` phase)
- `sc_err_t soc_set_cpu_resume` (`uint8_t` cluster\_idx, `uint8_t` cpu\_idx, `sc_bool_t` isPrimary, `sc_faddr_t` resume\_addr, `sc_faddr_t` resume\_addr)
- `sc_err_t soc_set_m4_resume` (`uint8_t` m4\_idx, `sc_faddr_t` resume\_addr)
- `sc_err_t soc_set_multicenter_power_mode` (`sc_pm_power_mode_t` mode)
- `sc_err_t soc_set_cluster_power_mode` (`uint8_t` cluster\_idx, `sc_pm_power_mode_t` mode)
- `sc_err_t soc_set_cpu_power_mode` (`uint8_t` cluster\_idx, `uint8_t` cpu\_idx, `sc_pm_power_mode_t` mode, `sc_pm_wake_src_t` wake\_src)
- `void soc_set_cpu_rst_mode` (`uint8_t` cluster\_idx, `uint8_t` cpu\_idx, `sc_bool_t` rst)
- `void soc_set_m4_sleep_mode` (`uint8_t` m4\_idx, `sc_bool_t` dsm, `uint8_t` stopm, `uint8_t` pstopo)
- `sc_bool_t soc_get_m4_sleep_mode_active` (`uint8_t` m4\_idx)
- `void soc_set_m4_rst_mode` (`uint8_t` m4\_idx, `sc_bool_t` rst)
- `sc_err_t soc_req_sys_if_power_mode` (`uint8_t` hmp\_idx, `sc_pm_sys_if_t` sys\_if, `sc_pm_power_mode_t` hpm, `sc_pm_power_mode_t` lpm)
- `void soc_trans_sys_if_hpm` (`uint8_t` hmp\_idx)
- `void soc_trans_sys_if_lpm` (void)
- `void soc_sync_sys_if_pm` (void)
- `void soc_trans_cpu_power_mode` (`uint8_t` cluster\_idx, `uint8_t` cpu\_idx)
- `void soc_trans_m4_power_mode` (`uint8_t` m4\_idx)
- `void soc_prewake_cpu` (void)
- `void soc_wake_cpu` (`uint8_t` cluster\_idx, `uint8_t` cpu\_idx)
- `void soc_wake_m4` (`uint8_t` m4\_idx)
- `void soc_wake_lsio_mu` (void)
- `void soc_wake_m4_mu` (`uint8_t` m4\_idx)
- `void soc_wake_sys_if_interconnect` (void)
- `sc_pm_power_mode_t soc_get_hmp_sys_power_mode` (void)
- `void soc_dump_hmp_power_state` (void)
- `sc_bool_t soc_can_hmp_enter_lpm` (void)

## DDR Functions

- [sc\\_err\\_t soc\\_init\\_ddr](#) ([sc\\_bool\\_t](#) early)
 

*This function initializes DDR.*
- void [soc\\_self\\_refresh\\_power\\_down\\_clk\\_disable\\_entry](#) (void)
 

*This function places the DDR in SRPD (self-refresh power down) and disables DDR clocks.*
- void [soc\\_refresh\\_power\\_down\\_clk\\_disable\\_exit](#) (void)
 

*This function enables DDR clocks and exits the DDR from SRPD (self-refresh power down).*
- void [soc\\_ddr\\_config\\_retention](#) ([soc\\_ddr\\_ret\\_info\\_t](#) \*ddr\_ret\_info)
 

*This function configures parameters for DDR low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_enter\\_retention](#) (void)
 

*This function places the DDR into low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_exit\\_retention](#) (void)
 

*This function exits the DDR from low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_dqs2dq\\_init](#) (void)
 

*This function initializes LPDDR4 DQS2DQ training.*
- void [soc\\_ddr\\_bit\\_deskew](#) (void)
 

*This function does DDR bit deskew training.*
- void [soc\\_ddr\\_dqs2dq\\_periodic](#) (void)
 

*This function invokes LPDDR4 DQS2DQ periodic training.*
- void [soc\\_ddr\\_dqs2dq\\_config](#) ([soc\\_dqs2dq\\_sync\\_info\\_t](#) \*dqs2dq\_sync\_info)
 

*This function configures parameters of LPDDR4 DQS2DQ periodic training.*
- void [soc\\_ddr\\_dqs2dq\\_sync](#) (void)
 

*This function synchronizes LPDDR4 DQS2DQ periodic training to DDR traffic events (i.e.*
- void [soc\\_drc\\_lpcg\\_setup](#) (void)
 

*This function enables DDR LPCG clock gating.*

## Misc Functions

- void [soc\\_temp\\_sensor\\_tick](#) ([uint16\\_t](#) msec)
 

*This function ticks the temp sensor processing.*
- void [soc\\_setup\\_msi\\_slave\\_ring](#) ([sc\\_sub\\_t](#) cur\_ss, [sc\\_sub\\_t](#) parent, [sc\\_pm\\_power\\_mode\\_t](#) from\_mode, [sc\\_pm\\_power\\_mode\\_t](#) to\_mode)
- void [soc\\_msi\\_ring\\_workaround](#) ([sc\\_pm\\_power\\_mode\\_t](#) from\_mode, [sc\\_pm\\_power\\_mode\\_t](#) to\_mode, [soc\\_msi\\_ring\\_usecount\\_t](#) \*msi\_slv\_ring, [uint32\\_t](#) num\_msi\_slaves, MSI\_MSTR\_Type \*msi\_reg, [sc\\_sub\\_t](#) cur\_ss)

## Debug Functions

- void [soc\\_dsc\\_ai\\_dumpmodule](#) ([sc\\_dsc\\_t](#) dsc, [uint8\\_t](#) tog, [sc\\_ai\\_t](#) ai)
 

*Dumps registers of single analog module.*
- void [soc\\_dsc\\_ai\\_dump](#) ([sc\\_dsc\\_t](#) dsc)
 

*Dumps registers of analog modules in a subsystem.*
- void [soc\\_anamix\\_test\\_out](#) ([sc\\_dsc\\_t](#) dsc)
 

*Allows for muxing out analog clocks and voltage levels.*



### 16.31.1 Detailed Description

Module for the SoC Interface.

### 16.31.2 Macro Definition Documentation

#### 16.31.2.1 STC\_RCAT\_SETCAT

```
#define STC_RCAT_SETCAT(  
    SS,  
    CAT,  
    CATMASK,  
    CMP )
```

**Value:**

```
STC_RCAT_SetCategorization(base_ptr[  
    sc_ss_info[SC_SUBSYS_##SS].db_ssi],  
    CAT, CATMASK, CMP)
```

\

Macro to configure an STC category.

#### 16.31.2.2 STC\_RCAT\_SETSTARTSTOPTDM

```
#define STC_RCAT_SETSTARTSTOPTDM(  
    SS,  
    CAT,  
    TDM,  
    START,  
    STOP )
```

**Value:**

```
STC_RCAT_SetStartStopTDM(base_ptr[  
    sc_ss_info[SC_SUBSYS_##SS].db_ssi],  
    CAT, TDM, START, STOP)
```

\

Macro to set an STC TDM.

#### 16.31.2.3 STC\_RCAT\_GETHPR

```
#define STC_RCAT_GETHPR(  
    SS,  
    CAT )
```

**Value:**

```
STC_RCAT_GetHPR(base_ptr[  
    sc_ss_info[SC_SUBSYS_##SS].db_ssi], CAT)
```

\

Macro to get an STC HPR.

#### 16.31.2.4 STC\_RCAT\_SETHPR

```
#define STC_RCAT_SETHPR(
    SS,
    CAT,
    HPR )
```

**Value:**

```
STC_RCAT_SetHPR(base_ptrs[sc_ss_info[
    SC_SUBSYS_##SS].db_ssi], CAT, HPR)
```

\

Macro to set an STC HPR.

#### 16.31.2.5 STC\_QOS\_PANIC

```
#define STC_QOS_PANIC(
    SS,
    CAT,
    QOS )
```

**Value:**

```
STC_QOS_Panic(base_ptrs[
    sc_ss_info[SC_SUBSYS_##SS].db_ssi],
    CAT, QOS)
```

\

\

Macro to set an STC QoS panic.

#### 16.31.2.6 STC\_UD\_THRESHOLD1

```
#define STC_UD_THRESHOLD1(
    SS,
    CAT,
    TH,
    QOS )
```

**Value:**

```
STC_UD_EnableThreshold1(base_ptrs[
    sc_ss_info[SC_SUBSYS_##SS].db_ssi],
    CAT, TH, QOS)
```

\

\

Macro to set an STC threshold.

#### 16.31.2.7 STC\_UD\_THRESHOLD2

```
#define STC_UD_THRESHOLD2(
    SS,
    CAT,
```

TH,  
QOS )

**Value:**  
STC\_UD\_EnableThreshold2(base\_ptrs[ \ \   
sc\_ss\_info[SC\_SUBSYS\_##SS].db\_ssi],  
CAT, TH, QOS)

Macro to set an STC threshold 2.

16.31.2.8 STC\_UD\_DIS

#define STC\_UD\_DIS(  
SS )

**Value:**  
STC\_UD\_DisableAll(base\_ptrs[ \   
sc\_ss\_info[SC\_SUBSYS\_##SS].db\_ssi])

Macro to disable an STC underrun detect.

16.31.3 Function Documentation

16.31.3.1 soc\_init\_common()

void soc\_init\_common (  
boot\_phase\_t phase )

This function initializes the parts of the SoC.

Parameters

in	phase	flag indicating phase
----	-------	-----------------------

16.31.3.2 soc\_init()

void soc\_init (  
boot\_phase\_t phase )

This function initializes the SoC specific parts of the chip.

Parameters

in	phase	flag indicating phase
----	-------	-----------------------

### 16.31.3.3 soc\_config\_sc()

```
void soc_config_sc (
    sc_rm_pt_t pt_sc,
    sc_rm_pt_t pt_boot )
```

This function configures SCU resources.

#### Parameters

in	<i>pt_sc</i>	SCU partition
in	<i>pt_boot</i>	boot partition

### 16.31.3.4 soc\_ss\_notavail()

```
void soc_ss_notavail (
    sc_sub_t ss )
```

This function configures a subsystem as not available.

#### Parameters

in	<i>ss</i>	subsystem not available
----	-----------	-------------------------

### 16.31.3.5 soc\_set\_reset\_info()

```
void soc_set_reset_info (
    sc_pm_reset_reason_t reason,
    sc_rm_pt_t pt )
```

This function saves reset info into persistent storage.

#### Parameters

in	<i>reason</i>	reason for reset
in	<i>pt</i>	partition that caused reset

#### Examples

[board.c](#).

### 16.31.3.6 soc\_rsrc\_avail()

```
sc_bool_t soc_rsrc_avail (
    sc_rsrc_t rsrc )
```

This function returns if a resource is available.

#### Parameters

in	<i>rsrc</i>	resource to check
----	-------------	-------------------

#### Returns

Returns SC\_TRUE if the resource is available.

### 16.31.3.7 soc\_get\_temp\_trim()

```
uint32_t soc_get_temp_trim (
    sc_dsc_t dsc )
```

This function returns the trim value for a temp sensor.

#### Parameters

in	<i>dsc</i>	DSC to check
----	------------	--------------

#### Returns

Returns trim value.

### 16.31.3.8 soc\_get\_temp\_ofs()

```
int8_t soc_get_temp_ofs (
    sc_dsc_t dsc )
```

This function returns the offset value for a temp sensor.

#### Parameters

in	<i>dsc</i>	DSC to check
----	------------	--------------

**Returns**

Returns the offset value.

**16.31.3.9 soc\_get\_max\_freq()**

```
uint32_t soc_get_max_freq (
    sc_dsc_t dsc_id )
```

This function returns the maximum frequency limited by the fuses for the GPU and AP cores.

**Parameters**

in	<i>dsc_id</i>	DSC to check
----	---------------	--------------

**Returns**

Returns the maximum frequency limited by fuse

**16.31.3.10 soc\_enet\_get\_freq\_limit()**

```
sc_bool_t soc_enet_get_freq_limit (
    sc_rsrc_t enet_rsrc )
```

This function checks if the frequency is limited by fuse.

**Parameters**

in	<i>enet_rsrc</i>	ethernet resource to check
----	------------------	----------------------------

**Returns**

SC\_TRUE is frequency is limited

**16.31.3.11 soc\_pd\_switchable()**

```
sc_bool_t soc_pd_switchable (
    sc_dsc_t dsc,
    uint32_t pd )
```

This function identifies if the given pd has internal or external switches.

**Parameters**

in	<i>dsc</i>	DSC to affect
in	<i>pd</i>	pd to affect

**Returns**

Returns SC\_TRUE if the pd is internally switched, SC\_FALSE if externally switched.

**16.31.3.12 soc\_pd\_retention()**

```
sc_bool_t soc_pd_retention (
    sc_dsc_t dsc,
    uint32_t pd )
```

This function checks if the given power domain of the given dsc supports retention.

**Parameters**

in	<i>dsc</i>	DSC to affect
in	<i>pd</i>	pd to affect

**Returns**

Returns SC\_TRUE if the pd supports retention

**16.31.3.13 soc\_ss\_has\_bias()**

```
sc_bool_t soc_ss_has_bias (
    sc_sub_t ss )
```

This function checks if the given subsystem has forward body-bias.

**Parameters**

in	<i>ss</i>	subsystem to affect
----	-----------	---------------------

**Returns**

Returns SC\_TRUE if the pd supports forward body-bias

#### 16.31.3.14 soc\_ss\_ai\_type()

```
dsc_ai_type_t soc_ss_ai_type (
    sc_sub_t ss )
```

This function returns the subsystem AI type, mainly used to identify if an SS has temp sensor.

##### Parameters

in	ss	subsystem to check
----	----	--------------------

##### Returns

Type of Analog Interface in the SS

#### 16.31.3.15 soc\_mem\_type()

```
uint32_t soc_mem_type (
    sc_dsc_t dsc,
    uint32_t pd )
```

Return the type of memory used in the given PD of the DSC.

##### Parameters

in	dsc	DSC to affect
in	pd	pd to affect

##### Returns

Type of memory (ESilicon or Normal) used in the SS

#### 16.31.3.16 soc\_mem\_pwr\_plane()

```
uint8_t soc_mem_pwr_plane (
    sc_dsc_t dsc_id )
```

This function returns the uniquely defined memory power plane for the given dsc id.

##### Parameters

in	dsc↔ _id	DSC to check
----	-------------	--------------



**Returns**

memory plane for the `dsc_id`

**16.31.3.17 soc\_dsc\_clock\_info()**

```
void soc_dsc_clock_info (
    dsc_clk_type_t * clk_type,
    uint32_t * idx,
    sc_pm_clk_parent_t * parent )
```

Return the DSCMIX clock slice index and type.

**Parameters**

out	<i>clk_type</i>	DSC clock slice type
out	<i>idx</i>	DSC clock slice index
out	<i>parent</i>	DSC clock slice parent

**16.31.3.18 soc\_get\_clock\_div()**

```
uint32_t soc_get_clock_div (
    sc_dsc_t dsc,
    uint8_t * pll_div )
```

Return the DSCMIX clock slice divider and pll-divided output connected to all the slices in the `dsc`.

**Parameters**

in	<i>dsc</i>	DSC to affect
out	<i>pll_div</i>	PLL divided output

**Returns**

DSCMIX clock slice divider

**16.31.3.19 soc\_slice\_is\_dsc()**

```
sc_bool_t soc_slice_is_dsc (
    const dsc_clk_info_t * clk_info )
```

Checks if the given clock slice is the DSCMIX slice.

**Parameters**

in	<i>clk_info</i>	pointer to the clock data structure
----	-----------------	-------------------------------------

**Returns**

SC\_TRUE if the slice is a DSCMIX slice

**16.31.3.20 soc\_get\_avpll\_ssc\_n()**

```
uint8_t soc_get_avpll_ssc_n (
    sc_dsc_t dsc,
    uint8_t pll_index )
```

This function returns spread spectrum info required to setup the AVPLL.

**Parameters**

in	<i>dsc</i>	dsc to affect
in	<i>pll_index</i>	PLL index to affect

**Returns**

Spread spectrum PPM for the PLL

**16.31.3.21 soc\_gpu\_freq\_hw\_limited()**

```
sc_bool_t soc_gpu_freq_hw_limited (
    void )
```

This function checks if the GPU frequency is HW limited based on fuses.

**Returns**

SC\_TRUE if the frequency is HW limited

**16.31.3.22 soc\_rompatch\_checksum()**

```
void soc_rompatch_checksum (
    uint32_t * checksum,
    uint16_t len )
```

Calculate and return the ROM patch checksum.

**Parameters**

out	<i>checksum</i>	pointer to return checksum
in	<i>len</i>	length of fuse area to sum

**16.31.3.23 soc\_dsc\_powerup\_anamix()**

```
void soc_dsc_powerup_anamix (  
    sc_dsc_t dsc )
```

This function powers up the DSC anamix.

**Parameters**

in	<i>dsc</i>	DSC to affect
----	------------	---------------

**16.31.3.24 soc\_dsc\_powerup\_phymix()**

```
void soc_dsc_powerup_phymix (  
    sc_dsc_t dsc )
```

This function powers up the DSC phymix.

**Parameters**

in	<i>dsc</i>	DSC to affect
----	------------	---------------

**16.31.3.25 soc\_dsc\_powerdown\_anamix()**

```
void soc_dsc_powerdown_anamix (  
    sc_dsc_t dsc )
```

This function powers down the DSC anamix.

**Parameters**

in	<i>dsc</i>	DSC to affect
----	------------	---------------

**16.31.3.26 soc\_dsc\_powerdown\_phymix()**

```
void soc_dsc_powerdown_phymix (
    sc_dsc_t dsc )
```

This function powers down the DSC phymix.

**Parameters**

in	<i>dsc</i>	DSC to affect
----	------------	---------------

**16.31.3.27 soc\_setup\_hsio\_repeater()**

```
void soc_setup_hsio_repeater (
    board_parm_rtn_t internal_clk,
    sc_bool_t enable )
```

Setup HSIO repeaters for internal or external PCIE clock.

**Parameters**

in	<i>internal_clk</i>	SC_TRUE if using internal clock
in	<i>enable</i>	SC_TRUE if powering up SS

**16.31.3.28 soc\_set\_bias()**

```
void soc_set_bias (
    sc_sub_t ss,
    uint8_t bias_mask,
    sc_bool_t enable,
    uint32_t delay )
```

Setup the Forward body-bias for the given subsystem.

**Parameters**

in	<i>ss</i>	Subsystem to affect
in	<i>bias_mask</i>	IP within SS to enable/disable
in	<i>enable</i>	SC_TRUE if enabling forward body-bias
in	<i>delay</i>	time to wait when disabling forward body-bias

## 16.31.3.29 soc\_dpll\_dco\_pc()

```
uint32_t soc_dpll_dco_pc (
    sc_dsc_t dsc,
    uint8_t pll_index,
    uint32_t rate )
```

Return the DPLL DCO-P trim value.

## Parameters

in	<i>dsc</i>	Subsystem to affect
in	<i>pll_index</i>	PLL index within the SS
in	<i>rate</i>	PLL lock rate

## Returns

DCO-PC trim value (default if fuse is 0)

## 16.31.3.30 soc\_set\_freq\_voltage()

```
sc_err_t soc_set_freq_voltage (
    sc_sub_t ss,
    uint32_t old_freq,
    uint32_t * new_freq,
    sc_bool_t pmic_change )
```

Set the voltage based on the frequency for SS controlled by PMIC rail.

## Parameters

in	<i>ss</i>	Subsystem to affect
in	<i>old_freq</i>	Freq associated with current voltage
in	<i>new_freq</i>	Freq associated with new voltage
in	<i>pmic_change</i>	SC_TRUE is pmic voltage should be changed

## Returns

SC\_ERR\_NONE on successful voltage change else error code

## 16.31.3.31 soc\_trans\_pd()

```
void soc_trans_pd (
    sc_sub_t ss,
```

```
uint8_t pd,
sc_pm_power_mode_t from_mode,
sc_pm_power_mode_t to_mode )
```

Handle SoC and board level power transitions required to power up or down a power domain.

#### Parameters

in	<i>ss</i>	Subsystem to affect
in	<i>pd</i>	Power domain within the SS transitioning
in	<i>from_mode</i>	Current power mode of the pd
in	<i>to_mode</i>	New power mode of the pd

#### 16.31.3.32 soc\_bias\_enabled()

```
sc_bool_t soc_bias_enabled (
    sc_sub_t ss )
```

Check if the Forward body bias is enabled for the cluster, this function is only valid for the AP clusters.

#### Parameters

in	<i>ss</i>	Subsystem to affect
----	-----------	---------------------

#### Returns

SC\_TRUE if forward body-bias is enabled.

#### 16.31.3.33 soc\_ss\_has\_vd\_detect()

```
sc_bool_t soc_ss_has_vd_detect (
    sc_dsc_t dsc,
    sc_pm_clock_rate_t rate )
```

Check if the new PLL rate is below the max freq vd-detect in the SS can support.

#### Parameters

in	<i>dsc</i>	DSC of subsystem to affect
in	<i>rate</i>	New pll rate

**Returns**

SC\_TRUE if new pll rate is below the max vd-detect frequency

**16.31.3.34 soc\_trans\_bandgap()**

```
void soc_trans_bandgap (
    sc_sub_t ss,
    sc_rsrc_t rsrc_idx,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

Transition internal SOC level bandgap.

**Parameters**

in	<i>ss</i>	Subsystem to affect
in	<i>rsrc_idx</i>	Resource to affect
in	<i>from_mode</i>	Current power mode of the resource
in	<i>to_mode</i>	New power mode of the resource.

**16.31.3.35 soc\_init\_ddr()**

```
sc_err_t soc_init_ddr (
    sc_bool_t early )
```

This function initializes DDR.

**Parameters**

in	<i>early</i>	boolean for early init
----	--------------	------------------------

**Returns**

Returns the sc\_err\_t.

**16.31.3.36 soc\_ddr\_config\_retention()**

```
void soc_ddr_config_retention (
    soc_ddr_ret_info_t * ddr_ret_info )
```

This function configures parameters for DDR low-power retention (SRPD with DRC powered down).

**Parameters**

in	<i>ddr_ret_info</i>	pointer to retention info struct
----	---------------------	----------------------------------

**Examples**

[board.c](#).

**16.31.3.37 soc\_ddr\_dqs2dq\_config()**

```
void soc_ddr_dqs2dq_config (
    soc_dqs2dq_sync_info_t * dqs2dq_sync_info )
```

This function configures parameters of LPDDR4 DQS2DQ periodic training.

**Parameters**

in	<i>dqs2dq_sync_info</i>	pointer to DQS2DQ info struct
----	-------------------------	-------------------------------

**Examples**

[board.c](#).

**16.31.3.38 soc\_ddr\_dqs2dq\_sync()**

```
void soc_ddr_dqs2dq_sync (
    void )
```

This function synchronizes LPDDR4 DQS2DQ periodic training to DDR traffic events (i.e. ISI frame completion).

**16.31.3.39 soc\_temp\_sensor\_tick()**

```
void soc_temp_sensor_tick (
    uint16_t msec )
```

This function ticks the temp sensor processing.

**Parameters**

in	<i>msec</i>	milliseconds that have expired
----	-------------	--------------------------------



**16.31.3.40 soc\_dsc\_ai\_dumpmodule()**

```
void soc_dsc_ai_dumpmodule (
    sc_dsc_t dsc,
    uint8_t tog,
    sc_ai_t ai )
```

Dumps registers of single analog module.

**Parameters**

in	<i>dsc</i>	DSC to dump
in	<i>tog</i>	toggle to dump
in	<i>ai</i>	AI type

**16.31.3.41 soc\_dsc\_ai\_dump()**

```
void soc_dsc_ai_dump (
    sc_dsc_t dsc )
```

Dumps registers of analog modules in a subsystem.

**Parameters**

in	<i>dsc</i>	DSC to dump
----	------------	-------------

**16.31.3.42 soc\_anamix\_test\_out()**

```
void soc_anamix_test_out (
    sc_dsc_t dsc )
```

Allows for muxing out analog clocks and voltage levels.

**Parameters**

in	<i>dsc</i>	DSC to affect
----	------------	---------------

**16.31.4 Variable Documentation**

#### 16.31.4.1 soc\_hmp

`soc_hmp_t` `soc_hmp`

Global variable to hold the SCU standalone repeater trim.

Global variable to hold the VPU standalone repeater1 trim.

Global variable to hold the VPU standalone repeater2 trim.

## 16.32 INF: Subsystem Interface

Module for common subsystem access.

### Data Structures

- struct [sc\\_rsrc\\_map\\_t](#)  
*This type is used store static constant info to map resources to the containing subsystem.*
- struct [ss\\_rsrc\\_info\\_t](#)  
*This type is used store static constant info about resources in a subsystem.*
- struct [ss\\_ctrl\\_info\\_t](#)  
*This type is used store static constant info about controls in a subsystem.*
- struct [ss\\_pd\\_info\\_t](#)  
*This type is used to store static constant info about the power domains in the subsystem.*
- struct [ss\\_xexp\\_info\\_t](#)  
*This type is used to store static constant info about resources to keep assigned to the SCU or associated with another resource.*
- struct [ss\\_mdac\\_info\\_t](#)  
*This type is used to store static constant info about the MDACs in a subsystem.*
- struct [ss\\_msc\\_info\\_t](#)  
*This type is used to store static constant info about the MSCs in a subsystem.*
- struct [ss\\_mrc\\_info\\_t](#)  
*This type is used to store static constant info about the MRCs in a subsystem.*
- struct [ss\\_base\\_info\\_t](#)  
*This type is used to store static constant info about a subsystem.*
- struct [ss\\_clk\\_data\\_t](#)  
*This type is used to store dynamic data about the clocks/PLLs in the subsystem.*
- struct [ss\\_base\\_data\\_t](#)  
*This type is used to store dynamic data about a subsystem.*

### Macros

- #define [SS\\_CLK\\_W](#) 6U  
*Width of ss\_clock\_t.*
- #define [SS\\_PLL\\_W](#) 2U  
*Width of ss\_pll\_t.*
- #define [SS\\_IO\\_W](#) 4U  
*Width of ss\_io\_type\_t.*
- #define [SS\\_XEXP\\_W](#) 8U  
*Width of ss\_xexp\_idx\_t.*
- #define [SS\\_FIELD\\_POS\\_W](#) 16U  
*Width of I/O field position.*
- #define [SS\\_FIELD\\_WID\\_W](#) 6U  
*Width of I/O field width.*
- #define [SS\\_CID\\_W](#) 4U  
*Width of CPU ID.*

- `#define SS_IDX_W 8U`  
*Width of SS index.*
- `#define SS_NUM_SSI_W 2U`  
*Width of num SSIs.*
- `#define SS_MAX_CLK 35U`  
*Max number of clocks per subsystem.*
- `#define SS_MAX_PLL 3U`  
*Max number of PLLs per subsystem.*
- `#define SS_MAX_PM_CLKS 5U`
- `#define NV ((uint8_t) UINT8_MAX)`  
*Define to indicate invalid power domains and clocks.*
- `#define RSRC(R, I, X)`  
*Define to fill in a `sc_rsrc_map_t` variable.*
- `#define SS_I1 0x8001U`
- `#define XNFO_DL {0U, 0U}`
- `#define BASE_INFO(XEXP_INFO, MDAC_INFO, PAC_INFO, MSC_INFO, MRC_INFO, CTRL_INFO)`  
*Define to fill in a `ss_base_info_t` variable (with XRDC)*
- `#define RNFO(PWD, C1, C2, C3, C4, C5, M, P, X, MI, PI, MATCHF, MASKF)`  
*Define to fill in a `ss_rsrc_info_t` variable (with XRDC)*
- `#define XNFO(S, N)`  
*Define to fill in a `ss_xexp_info_t` variable.*
- `#define TNFO(R, C, IO, B, W)`  
*Define to fill in a `ss_ctrl_info_t` variable.*
- `#define MNFO(P, ST, EN, AJ, M, I, SL, PWD, SB, C)`  
*Define to fill in a `ss_mrc_info_t` variable.*

## Typedefs

- `typedef uint8_t ss_idx_t`  
*Type for a ss resource index.*
- `typedef sc_rm_idx_t ss_ridx_t`  
*Type for a resource index.*
- `typedef uint8_t ss_clock_t`  
*Type for a clock index.*
- `typedef uint8_t ss_pll_t`  
*Type for a PLL index.*
- `typedef uint8_t ss_xexp_idx_t`  
*Type for an XRDC expansion info index.*
- `typedef xrdc_pac_info_t ss_pac_info_t`  
*This type is used to store static constant info about the PACs in a subsystem.*
- `typedef sc_bool_t(* ss_dsc_l2irq_handler) (sc_dsc_t dsc, uint32_t irqIndex)`  
*Type for IRQ handler.*

## Enumerations

- enum `ss_prepost_t` { `SS_PREAMBLE`, `SS_POSTAMBLE` }  
*This type is used to indicate pre- or post-amble function calls.*
- enum `ss_io_type_t` {  
`SS_IO_GPR_CTRL`, `SS_IO_GPR_STAT`, `SS_IO_CSR`, `SS_IO_CSR2`,  
`SS_IO_CSR3`, `SS_IO_AI_RW`, `SS_IO_AI_RO`, `SS_IO_RST_CTRL`,  
`SS_IO_BRD_CTRL`, `SS_IO_SW_CTRL` }  
*This type is used to indicate type of DSC I/O.*

## Variables

- const `sc_ss_ep_t` `sc_ss_ep` [`SC_SUBSYS_LAST+1U`]
- `ss_base_data_t` `sc_ss_data` [`SC_SUBSYS_LAST+1U`]

## Interface Functions

- void `ss_init` (`sc_sub_t` ss, `sc_bool_t` api\_phase)  
*This function initializes a subsystem.*
- void `ss_trans_power_mode` (`ss_ridx_t` rsrc\_idx, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to←\_mode)  
*This function transitions a resource from one power mode to another.*
- `sc_err_t` `ss_rsrc_reset` (`ss_ridx_t` rsrc\_idx, `sc_rm_pt_t` pt, `sc_bool_t` pre)  
*This function requests a resource be reset.*
- `sc_err_t` `ss_set_cpu_power_mode` (`ss_ridx_t` rsrc\_idx, `sc_pm_power_mode_t` mode, `sc_pm_wake_src_t` wake←\_src)  
*This function requests the power power mode to be entered for some resources under certain circumstances.*
- `sc_err_t` `ss_set_cpu_resume` (`ss_ridx_t` rsrc\_idx, `sc_bool_t` isPrimary, `sc_faddr_t` addr)  
*This function sets the resume address of a CPU.*
- `sc_err_t` `ss_req_sys_if_power_mode` (`ss_ridx_t` rsrc\_idx, `sc_pm_sys_if_t` sys\_if, `sc_pm_power_mode_t` hpm, `sc_pm_power_mode_t` lpm)  
*This function requests the power mode for system-level interfaces including messaging units, interconnect, and memories.*
- `sc_err_t` `ss_set_clock_rate` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*This function sets a clock rate.*
- `sc_err_t` `ss_get_clock_rate` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*This function gets a clock rate.*
- `sc_err_t` `ss_clock_enable` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_bool_t` enable, `sc_bool_t` autog)  
*This function enables a clock.*
- `sc_err_t` `ss_force_clock_enable` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_bool_t` enable)  
*This function enables a clock.*
- `sc_err_t` `ss_set_clock_parent` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` new\_parent)  
*This function sets the parent of a resource's clock.*
- `sc_err_t` `ss_get_clock_parent` (`ss_ridx_t` rsrc\_idx, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` \*parent)  
*This function gets the parent of a resource's clock.*
- `sc_bool_t` `ss_is_rsrc_accessible` (`ss_ridx_t` rsrc\_idx)  
*This function returns the functional state of a resource.*
- void `ss_mu_irq` (`ss_ridx_t` rsrc\_idx, `uint32_t` mask)

*This function triggers an interrupt on an MU.*

- `sc_err_t ss_cpu_start (ss_ridx_t rsrc_idx, sc_bool_t enable, sc_faddr_t addr)`

*This function starts or stops a subsystem CPU.*

- `void ss_rdc_enable (sc_sub_t ss, sc_bool_t master)`

*This function enables the subsystem hardware resource manager.*

- `void ss_rdc_set_master (ss_ridx_t rsrc_idx, sc_bool_t valid, sc_bool_t lock, sc_rm_spa_t sa, sc_rm_spa_t pa, sc_rm_did_t did, sc_rm_sid_t sid, uint8_t cid)`

*This function configures a subsystem master.*

- `void ss_rdc_set_peripheral (ss_ridx_t rsrc_idx, sc_bool_t valid, sc_bool_t lock, const sc_rm_perm_t *perms, sc_bool_t no_update)`

*This function configures a subsystem peripheral.*

- `sc_err_t ss_rdc_set_memory (sc_faddr_t start, sc_faddr_t end, sc_bool_t valid, const sc_rm_perm_t *perms, sc_rm_det_t det, sc_rm_rmsg_t rmsg, sc_faddr_t new_start, sc_faddr_t new_end)`

*This function configures a memory region.*

- `sc_err_t ss_set_control (ss_ridx_t rsrc_idx, uint32_t ctrl, uint32_t val)`

*This function sets a miscellaneous control value.*

- `sc_err_t ss_get_control (ss_ridx_t rsrc_idx, uint32_t ctrl, uint32_t *val)`

*This function gets a miscellaneous control value.*

- `sc_err_t ss_irq_enable (ss_ridx_t rsrc_idx, sc_irq_group_t group, uint32_t mask, sc_bool_t enable)`

*This function enables/disables interrupts.*

- `sc_err_t ss_irq_status (ss_ridx_t rsrc_idx, sc_irq_group_t group, uint32_t *status)`

*This function returns the current interrupt status.*

- `void ss_irq_trigger (sc_irq_group_t group, uint32_t irq, sc_rm_pt_t pt)`

*This function triggers an interrupt.*

- `void ss_dump (sc_sub_t ss, sc_bool_t xrdc, sc_bool_t dsc, sc_bool_t clk)`

*This function dumps the state of a subsystem.*

## Helper Functions

- `void ss_do_mem_repair (sc_sub_t ss, dsc_pdom_t pd, sc_bool_t enable)`

*This function runs manual memory repair on a subsystem.*

- `void ss_updown (sc_sub_t ss, sc_bool_t up)`

*This function is used to configure SS features after a SS is fully powered up (SSI link enabled) or before powering down.*

- `void ss_prepost_power_mode (sc_sub_t ss, dsc_pdom_t pd, ss_prepost_t type, sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode, sc_bool_t rom_boot)`

*This function is a pre- and post-amble for power domain power mode transitions.*

- `void ss_iso_disable (sc_sub_t ss, dsc_pdom_t pd, sc_bool_t enable)`

*This function enables/disables the isolation in a subsystem.*

- `void ss_link_enable (sc_sub_t ss, dsc_pdom_t pd, sc_bool_t enable)`

*This function enables/disables the interfaces in a subsystem.*

- `void ss_ssi_power (sc_sub_t ss, sc_bool_t enable)`

*This function enables/disables a subsystem's SSI ports.*

- `void ss_ssi_bhole_mode (sc_sub_t ss, sc_sub_t remote, uint8_t port, sc_bool_t enable)`

*This function enables/disables black hole mode of an SSI.*

- `void ss_ssi_pause_mode (sc_sub_t ss, sc_sub_t remote, uint8_t port, sc_bool_t enable)`

*This function enables/disables pause mode of an SSI.*

- `void ss_ssi_wait_idle (sc_sub_t ss, sc_sub_t remote, uint8_t port)`

*This function waits for an SSI to become idle.*

- void [ss\\_adb\\_enable](#) (sc\_sub\_t ss, sc\_sub\_t remote, [sc\\_bool\\_t](#) enable)

*This function setups an ADB interface between two ss.*

- void [ss\\_adb\\_wait](#) (sc\_sub\_t ss, sc\_sub\_t remote, [sc\\_bool\\_t](#) enable)

*This function waits for the ADB to be powered up.*

- void [ss\\_prepost\\_clock\\_mode](#) (sc\_sub\_t ss, [ss\\_clock\\_t](#) clk, [ss\\_prepost\\_t](#) type, sc\_pm\_clk\_mode\_t from\_mode, sc\_pm\_clk\_mode\_t to\_mode)

*This function is a pre- and post-amble for clock mode transitions.*

- [sc\\_bool\\_t](#) [ss\\_rdc\\_is\\_did\\_vld](#) (sc\_sub\_t ss, const [sc\\_rm\\_perm\\_t](#) \*perms)

*This function checks if a subsystem generates transactions matching domains.*

- [sc\\_rsrc\\_t](#) [ss\\_get\\_resource](#) (sc\_sub\_t ss, [ss\\_idx\\_t](#) ss\_idx)

*This function returns a system-wide resource from a subsystem and subsystem relative resource index.*

- [sc\\_bool\\_t](#) [ss\\_overlap](#) ([sc\\_faddr\\_t](#) start1, [sc\\_faddr\\_t](#) end1, [sc\\_faddr\\_t](#) start2, [sc\\_faddr\\_t](#) end2)

*This function determines if two memory regions overlap.*

- [sc\\_bool\\_t](#) [ss\\_temp\\_sensor](#) ([ss\\_ridx\\_t](#) rsrc\_idx)

*This function gets temp sensor availability of a subsystem.*

### 16.32.1 Detailed Description

Module for common subsystem access.

### 16.32.2 Macro Definition Documentation

#### 16.32.2.1 RSRC

```
#define RSRC(
    R,
    I,
    X )
```

#### Value:

```
{
    .resource = U16(SC_R_##R),
    .inst = U8(I),
    .ss_idx = U8(X)
}
```

Define to fill in a [sc\\_rsrc\\_map\\_t](#) variable.

#### Examples

[board.c](#).

### 16.32.2.2 BASE\_INFO

```
#define BASE_INFO(
    XEXP_INFO,
    MDAC_INFO,
    PAC_INFO,
    MSC_INFO,
    MRC_INFO,
    CTRL_INFO )
```

#### Value:

```
.num_rsrc = SS_NUM_RSRC, \
    .num_srsrc = SS_NUM_SRSRC, \
    .num_prsrc = SS_NUM_PRSRC, \
    .rsrc = ss_rsrc_info, \
    .rsrc_map = rsrc_map, \
    .num_pd = SS_NUM_PD, \
    .pd_info = ss_pd_info, \
    .pd_reboot_info = SS_PD_REBOOT_INFO, \
    .num_ctrl = SS_NUM_CTRL, \
    .ctrl_info = (CTRL_INFO), \
    .dsc_aon_reset_mask = SS_AON_RESET, \
    .irq_enb = SS_IRQ_ENB, \
    .pd_dsc = SS_PD_DSC, \
    .pd_ssi = SS_PD_SSI, \
    .num_clks = SS_NUM_CLK, \
    .clk_info = ss_clk_info, \
    .ss_iso_info = ss_iso_info, \
    .num_pll = SS_NUM_PLL, \
    .mu_irq = SS_MU_IRQ, \
    .dscmix = SS_DSCMIX, \
    .ai_type = SS_AI_TYPE, \
    .ss_phy_iso = SS_PHY_ISO, \
    .ss_num_ssi = SS_NUM_SSI, \
    .mtr_clk_idx = MTR_CLK_IDX, \
    .pd_mgr = SS_PD_MGR, \
    .xexp_info = (XEXP_INFO), \
    .num_mdac = SS_NUM_MDAC, \
    .mdac_info = (MDAC_INFO), \
    .mdac_match = SS_MDAC_MATCH, \
    .mdac_cache = SS_MDAC_CACHE, \
    .num_pac = SS_NUM_PAC, \
    .pac_info = (PAC_INFO), \
    .num_msc = SS_NUM_MSC, \
    .msc_info = (MSC_INFO), \
    .num_mrc = SS_NUM_MRC, \
    .mrc_info = (MRC_INFO), \
    .mrc_mask = SS_MRC_MASK, \
    .mrc_cache = SS_MRC_CACHE
```

Define to fill in a [ss\\_base\\_info\\_t](#) variable (with XRDC)

### 16.32.2.3 RNFO

```
#define RNFO(
    PWD,
    C1,
    C2,
    C3,
    C4,
    C5,
    M,
    P,
    X,
```



```

    MI,
    PI,
    MATCHF,
    MASKF )

```

**Value:**

```

{
    .master = U2B(M),
    .peripheral = U2B(P),
    .pd = U8(PWD),
    .clk = {U8(C1), U8(C2), U8(C3), U8(C4), U8(C5)},
    .xexp_idx = U8(X),
    .xrdc_master_idx = U16(MI),
    .xrdc_peripheral_idx = U16(PI),
    .xrdc_mda_match = U16(MATCHF),
    .xrdc_mda_mask = U16(MASKF)
}

```

Define to fill in a `ss_rsrc_info_t` variable (with XRDC)

**Examples**

`board.c.`

**16.32.2.4 XNFO**

```

#define XNFO(
    S,
    N )

```

**Value:**

```

{
    .start = U16(S),
    .num = U8(N),
}

```

Define to fill in a `ss_xexp_info_t` variable.

**16.32.2.5 TNFO**

```

#define TNFO(
    R,
    C,
    IO,
    B,
    W )

```

**Value:**

```

{
    .ss_idx = U8(SS_R_##R),
    .ctrl = U8(SC_C_##C),
    .io = (SS_IO_##IO),
    .bit = U16(B),
    .width = U8(W)
}

```

Define to fill in a `ss_ctrl_info_t` variable.

**Examples**

`board.c.`

### 16.32.2.6 MNFO

```
#define MNFO(
    P,
    ST,
    EN,
    AJ,
    M,
    I,
    SL,
    PWD,
    SB,
    C )
```

#### Value:

```
{
    .present = U2B(P),
    .start = U64(ST),
    .end = U64(EN),
    .adjust = U64(AJ),
    .mrc = U16(M),
    .idx = U16(I),
    .num_slots = U16(SL),
    .pd = U8(PWD),
    .sub = U8(SB),
    .cache = (uint32_t*) (C)
}
```

Define to fill in a `ss_mrc_info_t` variable.

## 16.32.3 Enumeration Type Documentation

### 16.32.3.1 ss\_prepost\_t

```
enum ss_prepost_t
```

This type is used to indicate pre- or post-amble function calls.

#### Enumerator

SS_PREAMBLE	Preamble function call.
SS_POSTAMBLE	Postamble function call.

### 16.32.3.2 ss\_io\_type\_t

```
enum ss_io_type_t
```

This type is used to indicate type of DSC I/O.

## Enumerator

SS_IO_GPR_CTRL	GPR Control.
SS_IO_GPR_STAT	GPR Status.
SS_IO_CSR	CSR.
SS_IO_CSR2	CSR2.
SS_IO_CSR3	CSR3.
SS_IO_AI_RW	Analog Interface (RW)
SS_IO_AI_RO	Analog Interface (RO)
SS_IO_RST_CTRL	Reset control.
SS_IO_BRD_CTRL	Board control.
SS_IO_SW_CTRL	Software control.

## 16.32.4 Function Documentation

16.32.4.1 `ss_init()`

```
void ss_init (
    sc_sub_t ss,
    sc_bool_t api_phase )
```

This function initializes a subsystem.

## Parameters

in	<code>ss</code>	subsystem to initialize
in	<code>api_phase</code>	flag indicating phase

There are two phases to subsystem initialization. The first phase is the API phase (`api_phase = SC_TRUE`) and initializes all of the subsystem interface data structures. The second phase is the HW phase and this initializes the SS hardware. Both are called from `main()` only.

16.32.4.2 `ss_trans_power_mode()`

```
void ss_trans_power_mode (
    ss_ridx_t rsrc_idx,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

This function transitions a resource from one power mode to another.

## Parameters

in	<code>rsrc_idx</code>	unified resource index
in	<code>from_mode</code>	current resource power mode
in	<code>to_mode</code>	requested new resource power mode

This function will be dispatched to the subsystem containing *rsrc\_idx*. If required, the subsystem power domains will change (dsc, ssi, and that containing *rsrc\_idx*).

#### 16.32.4.3 ss\_rsrc\_reset()

```
sc_err_t ss_rsrc_reset (
    ss_ridx_t rsrc_idx,
    sc_rm_pt_t pt,
    sc_bool_t pre )
```

This function requests a resource be reset.

##### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>pt</i>	partition
in	<i>pre</i>	pre-power off reset

If *pt* equals SC\_PT\_ALL then reset all resources belonging to that partition. Otherwise, reset *rsrc\_idx* only.

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

#### 16.32.4.4 ss\_set\_cpu\_power\_mode()

```
sc_err_t ss_set_cpu_power_mode (
    ss_ridx_t rsrc_idx,
    sc_pm_power_mode_t mode,
    sc_pm_wake_src_t wake_src )
```

This function requests the power power mode to be entered for some resources under certain circumstances.

##### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>mode</i>	requested low-power mode
in	<i>wake_src</i>	low-power mode wake source

##### Returns

Returns an error code (SC\_ERR\_NONE = success).

This function will be dispatched to the subsystem containing *rsrc\_idx*. If required, the subsystem power domains will change (dsc, ssi, and that containing *rsrc\_idx*).

16.32.4.5 `ss_set_cpu_resume()`

```
sc_err_t ss_set_cpu_resume (
    ss_ridx_t rsrc_idx,
    sc_bool_t isPrimary,
    sc_faddr_t addr )
```

This function sets the resume address of a CPU.

## Parameters

in	<i>rsrc_idx</i>	unified resource index of CPU
in	<i>isPrimary</i>	set SC_TRUE if primary wake CPU
in	<i>addr</i>	boot address for CPU

## Returns

Returns an error code (SC\_ERR\_NONE = success).

16.32.4.6 `ss_req_sys_if_power_mode()`

```
sc_err_t ss_req_sys_if_power_mode (
    ss_ridx_t rsrc_idx,
    sc_pm_sys_if_t sys_if,
    sc_pm_power_mode_t hpm,
    sc_pm_power_mode_t lpm )
```

This function requests the power mode for system-level interfaces including messaging units, interconnect, and memories.

## Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>sys_if</i>	system-level interface to be configured
in	<i>hpm</i>	high-power mode for the system interface
in	<i>lpm</i>	low-power mode for the system interface

## Returns

Returns an error code (SC\_ERR\_NONE = success).

16.32.4.7 `ss_set_clock_rate()`

```
sc_err_t ss_set_clock_rate (
    ss_ridx_t rsrc_idx,
```

```

    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )

```

This function sets a clock rate.

#### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clk to set
in, out	<i>rate</i>	pointer to rate to set (Hz)

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Will return actual rate that could be achieved in *rate*.

#### 16.32.4.8 ss\_get\_clock\_rate()

```

sc_err_t ss_get_clock_rate (
    ss_ridx_t rsrc_idx,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )

```

This function gets a clock rate.

#### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clk to get
out	<i>rate</i>	pointer to return rate (Hz)

#### Returns

Returns the rate of the clock in Hz.

#### 16.32.4.9 ss\_clock\_enable()

```

sc_err_t ss_clock_enable (
    ss_ridx_t rsrc_idx,
    sc_pm_clk_t clk,
    sc_bool_t enable,
    sc_bool_t autog )

```

This function enables a clock.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clk to enable/disable
in, out	<i>enable</i>	flag indicating state (SC_TRUE = enable)
in, out	<i>autog</i>	flag indicating HW autogate mode

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.32.4.10 ss\_force\_clock\_enable()**

```
sc_err_t ss_force_clock_enable (
    ss_ridx_t rsrc_idx,
    sc_pm_clk_t clk,
    sc_bool_t enable )
```

This function enables a clock.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clk to enable/disable
in, out	<i>enable</i>	flag indicating state (SC_TRUE = enable)

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

This function forces the clock to the desired state regardless of any other gating input (hardware, etc.).

**16.32.4.11 ss\_set\_clock\_parent()**

```
sc_err_t ss_set_clock_parent (
    ss_ridx_t rsrc_idx,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t new_parent )
```

This function sets the parent of a resource's clock.

This function should only be called when the clock is disabled.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clock to affect
in	<i>new_parent</i>	New parent of the clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource
- SC\_ERR\_BUSY if clock is currently enabled.

Refer to the Clock List for valid clock values.

**16.32.4.12 ss\_get\_clock\_parent()**

```
sc_err_t ss_get_clock_parent (
    ss_ridx_t rsrc_idx,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t * parent )
```

This function gets the parent of a resource's clock.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>clk</i>	clock to affect
out	<i>parent</i>	pointer to return parent of clock.

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**Return errors:**

- SC\_ERR\_PARM if invalid resource or clock,
- SC\_ERR\_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC\_ERR\_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.



**16.32.4.13 ss\_is\_rsrc\_accessible()**

```
sc_bool_t ss_is_rsrc_accessible (
    ss_ridx_t rsrc_idx )
```

This function returns the functional state of a resource.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
----	-----------------	------------------------

**Returns**

Returns a boolean (SC\_TRUE if resource functional).

This checks to see if the power and clocks for a resource (inc. required bus clocks) are enabled.

**16.32.4.14 ss\_mu\_irq()**

```
void ss_mu_irq (
    ss_ridx_t rsrc_idx,
    uint32_t mask )
```

This function triggers an interrupt on an MU.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index of MU
in	<i>mask</i>	MU interrupt to trigger

**16.32.4.15 ss\_cpu\_start()**

```
sc_err_t ss_cpu_start (
    ss_ridx_t rsrc_idx,
    sc_bool_t enable,
    sc_faddr_t addr )
```

This function starts or stops a subsystem CPU.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index of CPU
in	<i>enable</i>	enable/disable flag (SC_TRUE = enable)
in	<i>addr</i>	boot address for CPU

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.32.4.16 ss\_rdc\_enable()**

```
void ss_rdc_enable (
    sc_sub_t ss,
    sc_bool_t master )
```

This function enables the subsystem hardware resource manager.

**Parameters**

in	<i>ss</i>	subsystem to affect
in	<i>master</i>	master only

**16.32.4.17 ss\_rdc\_set\_master()**

```
void ss_rdc_set_master (
    ss_ridx_t rsrc_idx,
    sc_bool_t valid,
    sc_bool_t lock,
    sc_rm_spa_t sa,
    sc_rm_spa_t pa,
    sc_rm_did_t did,
    sc_rm_sid_t sid,
    uint8_t cid )
```

This function configures a subsystem master.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index of master
in	<i>valid</i>	valid flag (SC_TRUE = valid)
in	<i>lock</i>	lock flag (SC_TRUE = lock)
in	<i>sa</i>	security attribute
in	<i>pa</i>	privilege attribute
in	<i>did</i>	domain ID
in	<i>sid</i>	StreamID
in	<i>cid</i>	CPU ID

16.32.4.18 `ss_rdc_set_peripheral()`

```
void ss_rdc_set_peripheral (
    ss_ridx_t rsrc_idx,
    sc_bool_t valid,
    sc_bool_t lock,
    const sc_rm_perm_t * perms,
    sc_bool_t no_update )
```

This function configures a subsystem peripheral.

## Parameters

in	<i>rsrc_idx</i>	unified resource index of peripheral
in	<i>valid</i>	valid flag (SC_TRUE = valid)
in	<i>lock</i>	lock flag (SC_TRUE = lock)
in	<i>perms</i>	array of permissions
in	<i>no_update</i>	if true, don't update if already valid

16.32.4.19 `ss_rdc_set_memory()`

```
sc_err_t ss_rdc_set_memory (
    sc_faddr_t start,
    sc_faddr_t end,
    sc_bool_t valid,
    const sc_rm_perm_t * perms,
    sc_rm_det_t det,
    sc_rm_rmsg_t rmsg,
    sc_faddr_t new_start,
    sc_faddr_t new_end )
```

This function configures a memory region.

## Parameters

in	<i>start</i>	64-bit start address
in	<i>end</i>	64-bit end address
in	<i>valid</i>	valid flag (SC_TRUE = valid)
in	<i>perms</i>	array of permissions
in	<i>det</i>	detour transaction to IEE
in	<i>rmsg</i>	IEE config
in	<i>new_start</i>	new 64-bit start address
in	<i>new_end</i>	new 64-bit end address

**16.32.4.20 ss\_set\_control()**

```
sc_err_t ss_set_control (
    ss_ridx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t val )
```

This function sets a miscellaneous control value.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to write
in	<i>val</i>	value to write

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.32.4.21 ss\_get\_control()**

```
sc_err_t ss_get_control (
    ss_ridx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t * val )
```

This function gets a miscellaneous control value.

**Parameters**

in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to read
out	<i>val</i>	pointer to return value

**Returns**

Returns an error code (SC\_ERR\_NONE = success).

**16.32.4.22 ss\_irq\_enable()**

```
sc_err_t ss_irq_enable (
    ss_ridx_t rsrc_idx,
    sc_irq_group_t group,
```

```
uint32_t mask,  
sc_bool_t enable )
```

This function enables/disables interrupts.

#### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>group</i>	group the interrupts are in
in	<i>mask</i>	mask of interrupts to affect
in	<i>enable</i>	state to change interrupts to

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if group invalid

#### 16.32.4.23 ss\_irq\_status()

```
sc_err_t ss_irq_status (  
    ss_ridx_t rsrc_idx,  
    sc_irq_group_t group,  
    uint32_t * status )
```

This function returns the current interrupt status.

Automatically clears pending interrupts.

#### Parameters

in	<i>rsrc_idx</i>	unified resource index
in	<i>group</i>	groups the interrupts are in
in	<i>status</i>	status of interrupts

#### Returns

Returns an error code (SC\_ERR\_NONE = success).

Return errors:

- SC\_PARM if group invalid

#### 16.32.4.24 ss\_irq\_trigger()

```
void ss_irq_trigger (
    sc_irq_group_t group,
    uint32_t irq,
    sc_rm_pt_t pt )
```

This function triggers an interrupt.

##### Parameters

in	<i>group</i>	group the interrupt is in
in	<i>irq</i>	interrupt to trigger
in	<i>pt</i>	partition to trigger

This function results in an interrupt being triggered on all SCFW MUs owned by the specified partition that have the interrupt enabled. Use SC\_PT\_ALL to trigger for all partitions.

See the [RPC protocol section](#) for more information.

##### Examples

[board.c](#).

#### 16.32.4.25 ss\_do\_mem\_repair()

```
void ss_do_mem_repair (
    sc_sub_t ss,
    dsc_pdom_t pd,
    sc_bool_t enable )
```

This function runs manual memory repair on a subsystem.

##### Parameters

in	<i>ss</i>	subsystem to repair
in	<i>pd</i>	power domain to repair
in	<i>enable</i>	reset state of MTR HW

This function does memory repair manually to work around HW issues.

#### 16.32.4.26 ss\_updown()

```
void ss_updown (
    sc_sub_t ss,
    sc_bool_t up )
```

This function is used to configure SS features after a SS is fully powered up (SSI link enabled) or before powering down.

## Parameters

in	<i>ss</i>	subsystem transitioning
in	<i>up</i>	SC_TRUE if powered up, SC_FALSE if powering down

This function is used to customize subsystem power transitions. It can be used to control the subsystem or wait for subsystem status before/after power mode transitions.

16.32.4.27 `ss_prepost_power_mode()`

```
void ss_prepost_power_mode (
    sc_sub_t ss,
    dsc_pdom_t pd,
    ss_prepost_t type,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode,
    sc_bool_t rom_boot )
```

This function is a pre- and post-amble for power domain power mode transitions.

## Parameters

in	<i>ss</i>	subsystem transitioning
in	<i>pd</i>	power domain transitioning
in	<i>type</i>	type of notification
in	<i>from_mode</i>	current power domain mode
in	<i>to_mode</i>	new power domain mode
in	<i>rom_boot</i>	SC_TRUE if ROM has powered up SS

This function is used to customize subsystem power transitions. It can be used to control the subsystem or wait for subsystem status before/after power mode transitions.

16.32.4.28 `ss_iso_disable()`

```
void ss_iso_disable (
    sc_sub_t ss,
    dsc_pdom_t pd,
    sc_bool_t enable )
```

This function enables/disables the isolation in a subsystem.

## Parameters

in	<i>ss</i>	subsystem to affect
in	<i>pd</i>	power domain to affect
in	<i>enable</i>	flag indicating new state (SC_TRUE = enable)



**16.32.4.29 ss\_link\_enable()**

```
void ss_link_enable (
    sc_sub_t ss,
    dsc_pdom_t pd,
    sc_bool_t enable )
```

This function enables/disables the interfaces in a subsystem.

**Parameters**

in	<i>ss</i>	subsystem to affect
in	<i>pd</i>	power domain to affect
in	<i>enable</i>	flag indicating new state (SC_TRUE = enable)

**16.32.4.30 ss\_ssi\_power()**

```
void ss_ssi_power (
    sc_sub_t ss,
    sc_bool_t enable )
```

This function enables/disables a subsystems's SSI ports.

**Parameters**

in	<i>ss</i>	subsystem to affect
in	<i>enable</i>	flag indicating new state (SC_TRUE = on)

**16.32.4.31 ss\_ssi\_bhole\_mode()**

```
void ss_ssi_bhole_mode (
    sc_sub_t ss,
    sc_sub_t remote,
    uint8_t port,
    sc_bool_t enable )
```

This function enables/disables black hole mode of an SSI.

**Parameters**

in	<i>ss</i>	subsystem to affect
in	<i>remote</i>	affect SSI to this subsystem
in	<i>port</i>	affect this instance of the SSI
in	<i>enable</i>	flag indicating new state (SC_TRUE = enable)

#### 16.32.4.32 ss\_ssi\_pause\_mode()

```
void ss_ssi_pause_mode (
    sc_sub_t ss,
    sc_sub_t remote,
    uint8_t port,
    sc_bool_t enable )
```

This function enables/disables pause mode of an SSI.

##### Parameters

in	<i>ss</i>	subsystem to affect
in	<i>remote</i>	affect SSI to this subsystem
in	<i>port</i>	affect this instance of the SSI
in	<i>enable</i>	flag indicating new state (SC_TRUE = enable)

#### 16.32.4.33 ss\_ssi\_wait\_idle()

```
void ss_ssi_wait_idle (
    sc_sub_t ss,
    sc_sub_t remote,
    uint8_t port )
```

This function waits for an SSI to become idle.

##### Parameters

in	<i>ss</i>	subsystem to affect
in	<i>remote</i>	affect SSI to this subsystem
in	<i>port</i>	affect this instance of the SSI

#### 16.32.4.34 ss\_adb\_enable()

```
void ss_adb_enable (
    sc_sub_t ss,
    sc_sub_t remote,
    sc_bool_t enable )
```

This function setups an ADB interface between two ss.

## Parameters

in	<i>ss</i>	local subsystem
in	<i>remote</i>	remote subsystem
in	<i>enable</i>	powerup/powerdown the ADB link

16.32.4.35 `ss_adb_wait()`

```
void ss_adb_wait (
    sc_sub_t ss,
    sc_sub_t remote,
    sc_bool_t enable )
```

This function waits for the ADB to be powered up.

## Parameters

in	<i>ss</i>	local subsystem
in	<i>remote</i>	remote subsystem
in	<i>enable</i>	powerup/powerdown the ADB link

16.32.4.36 `ss_prepost_clock_mode()`

```
void ss_prepost_clock_mode (
    sc_sub_t ss,
    ss_clock_t clk,
    ss_prepost_t type,
    sc_pm_clk_mode_t from_mode,
    sc_pm_clk_mode_t to_mode )
```

This function is a pre- and post-amble for clock mode transitions.

## Parameters

in	<i>ss</i>	subsystem transitioning
in	<i>clk</i>	clock transitioning
in	<i>type</i>	type of notification
in	<i>from_mode</i>	current clock mode
in	<i>to_mode</i>	new clock mode

This function is used to customize subsystem clock transitions. It can be used to control the subsystem or wait for subsystem status before/after clock transitions.

## 16.32.4.37 ss\_rdc\_is\_did\_vld()

```

sc_bool_t ss_rdc_is_did_vld (
    sc_sub_t ss,
    const sc_rm_perm_t * perms )

```

This function checks if a subsystem generates transactions matching domains.

## Parameters

in	<i>ss</i>	subsystem to check
in	<i>perms</i>	array of permissions

## Returns

Returns SC\_TRUE if the subsystem has masters in domains which have access in *perms*.

## 16.32.4.38 ss\_get\_resource()

```

sc_rsrc_t ss_get_resource (
    sc_sub_t ss,
    ss_idx_t ss_idx )

```

This function returns a system-wide resource from a subsystem and subsystem relative resource index.

## Parameters

in	<i>ss</i>	subsystem containing resource
in	<i>ss_idx</i>	subsystem index of resource

## Returns

Returns the system-wide resource.

## 16.32.4.39 ss\_overlap()

```

sc_bool_t ss_overlap (
    sc_faddr_t start1,
    sc_faddr_t end1,
    sc_faddr_t start2,
    sc_faddr_t end2 )

```

This function determines if two memory regions overlap.

**Parameters**

in	<i>start1</i>	start address for region 1
in	<i>end1</i>	end address for region 1
in	<i>start2</i>	start address for region 2
in	<i>end2</i>	end address for region 2

**Returns**

Returns SC\_TRUE if the memory regions overlap.

**16.32.4.40 ss\_temp\_sensor()**

```
sc_bool_t ss_temp_sensor (
    ss_ridx_t rsrc_idx )
```

This function gets temp sensor availability of a subsystem.

**Parameters**

in	<i>rsrc_idx</i>	any resource in the subsystem
----	-----------------	-------------------------------

**Returns**

Returns SC\_TRUE if the associated subsystem has a temp sensor.

## 16.33 PCA6416A: PCA6416A Driver

### Functions

- status\_t [PCA6416A\\_WritePinDirection](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t dir)  
*This function writes the pin direction regster.*
- status\_t [PCA6416A\\_ReadPinDirection](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t \*dir)  
*This function reads the pin direction regster.*
- status\_t [PCA6416A\\_WritePinPolarity](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t pol)  
*This function writes the pin polarity regster.*
- status\_t [PCA6416A\\_ReadPinPolarity](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t \*pol)  
*This function reads the pin polarity regster.*
- status\_t [PCA6416A\\_WritePinOutput](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t out)  
*This function writes the pin output regster.*
- status\_t [PCA6416A\\_ReadPinOutput](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t \*out)  
*This function reads the pin output regster.*
- status\_t [PCA6416A\\_ReadPinInput](#) (uint8\_t device\_addr, uint8\_t port, uint8\_t \*in)  
*This function reads the pin input regster.*

### 16.33.1 Detailed Description

### 16.33.2 Function Documentation

#### 16.33.2.1 PCA6416A\_WritePinDirection()

```
status_t PCA6416A_WritePinDirection (
    uint8_t device_addr,
    uint8_t port,
    uint8_t dir )
```

This function writes the pin direction regster.

#### Parameters

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
in	<i>dir</i>	direction (0=output, 1=input)

#### Returns

Returns the I2C status.

### 16.33.2.2 PCA6416A\_ReadPinDirection()

```
status_t PCA6416A_ReadPinDirection (
    uint8_t device_addr,
    uint8_t port,
    uint8_t * dir )
```

This function reads the pin direction register.

#### Parameters

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
out	<i>dir</i>	pointer to return the direction (0=output, 1=input)

#### Returns

Returns the I2C status.

### 16.33.2.3 PCA6416A\_WritePinPolarity()

```
status_t PCA6416A_WritePinPolarity (
    uint8_t device_addr,
    uint8_t port,
    uint8_t pol )
```

This function writes the pin polarity register.

#### Parameters

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
in	<i>pol</i>	polarity (1=invert)

#### Returns

Returns the I2C status.

### 16.33.2.4 PCA6416A\_ReadPinPolarity()

```
status_t PCA6416A_ReadPinPolarity (
    uint8_t device_addr,
```

```
uint8_t port,  
uint8_t * pol )
```

This function reads the pin polarity register.



**Parameters**

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
out	<i>pol</i>	pointer to return the polarity (1=invert)

**Returns**

Returns the I2C status.

**16.33.2.5 PCA6416A\_WritePinOutput()**

```
status_t PCA6416A_WritePinOutput (
    uint8_t device_addr,
    uint8_t port,
    uint8_t out )
```

This function writes the pin output register.

**Parameters**

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
in	<i>out</i>	output value

**Returns**

Returns the I2C status.

**16.33.2.6 PCA6416A\_ReadPinOutput()**

```
status_t PCA6416A_ReadPinOutput (
    uint8_t device_addr,
    uint8_t port,
    uint8_t * out )
```

This function reads the pin output register.

**Parameters**

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
out	<i>out</i>	pointer to return the output

**Returns**

Returns the I2C status.

**16.33.2.7 PCA6416A\_ReadPinInput()**

```
status_t PCA6416A_ReadPinInput (
    uint8_t device_addr,
    uint8_t port,
    uint8_t * in )
```

This function reads the pin input register.

**Parameters**

in	<i>device_addr</i>	I2C address
in	<i>port</i>	expander port
out	<i>in</i>	input

**Returns**

Returns the I2C status.

## Chapter 17

# Data Structure Documentation

### 17.1 gpio\_pin\_config\_t Struct Reference

GPIO Init structure definition.

#### Data Fields

- [gpio\\_pin\\_direction\\_t direction](#)  
*Specifies the pin direction.*
- [uint8\\_t outputLogic](#)  
*Set a default output logic, which has no use in input.*
- [gpio\\_interrupt\\_mode\\_t interruptMode](#)  
*Specifies the pin interrupt mode, a value of [gpio\\_interrupt\\_mode\\_t](#).*

#### 17.1.1 Detailed Description

GPIO Init structure definition.

### 17.2 lpi2c\_data\_match\_config\_t Struct Reference

LPI2C master data match configuration structure.

#### Data Fields

- [lpi2c\\_data\\_match\\_config\\_mode\\_t matchMode](#)  
*Data match configuration setting.*
- [bool rxDataMatchOnly](#)  
*When set to true, received data is ignored until a successful match.*
- [uint32\\_t match0](#)  
*Match value 0.*
- [uint32\\_t match1](#)  
*Match value 1.*

### 17.2.1 Detailed Description

LPI2C master data match configuration structure.

## 17.3 lpi2c\_master\_config\_t Struct Reference

Structure with settings to initialize the LPI2C master module.

### Data Fields

- bool [enableMaster](#)  
*Whether to enable master mode.*
- bool [enableDoze](#)  
*Whether master is enabled in doze mode.*
- bool [debugEnable](#)  
*Enable transfers to continue when halted in debug mode.*
- bool [ignoreAck](#)  
*Whether to ignore ACK/NACK.*
- [lpi2c\\_master\\_pin\\_config\\_t](#) [pinConfig](#)  
*The pin configuration option.*
- [uint32\\_t](#) [baudRate\\_Hz](#)  
*Desired baud rate in Hertz.*
- [uint32\\_t](#) [busIdleTimeout\\_ns](#)  
*Bus idle timeout in nanoseconds.*
- [uint32\\_t](#) [pinLowTimeout\\_ns](#)  
*Pin low timeout in nanoseconds.*
- [uint8\\_t](#) [sdaGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of glitch filter on SDA pin.*
- [uint8\\_t](#) [sclGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of glitch filter on SCL pin.*
- 
- struct {
 bool [enable](#)  
*Enable host request.*
[lpi2c\\_host\\_request\\_source\\_t](#) [source](#)  
*Host request source.*
[lpi2c\\_host\\_request\\_polarity\\_t](#) [polarity](#)  
*Host request pin polarity.*
 } [hostRequest](#)  
  
*Host request options.*

### 17.3.1 Detailed Description

Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the [LPI2C\\_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

#### Examples

[board.c](#).

## 17.3.2 Field Documentation

### 17.3.2.1 busIdleTimeout\_ns

```
uint32_t lpi2c_master_config_t::busIdleTimeout_ns
```

Bus idle timeout in nanoseconds.

Set to 0 to disable.

### 17.3.2.2 pinLowTimeout\_ns

```
uint32_t lpi2c_master_config_t::pinLowTimeout_ns
```

Pin low timeout in nanoseconds.

Set to 0 to disable.

### 17.3.2.3 sdaGlitchFilterWidth\_ns

```
uint8_t lpi2c_master_config_t::sdaGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SDA pin.

Set to 0 to disable.

#### Examples

[board.c](#).

### 17.3.2.4 sclGlitchFilterWidth\_ns

```
uint8_t lpi2c_master_config_t::sclGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SCL pin.

Set to 0 to disable.

#### Examples

[board.c](#).

## 17.4 lpi2c\_master\_handle\_t Struct Reference

Driver handle for master non-blocking APIs.

### Data Fields

- [uint8\\_t state](#)  
*Transfer state machine current state.*
- [uint16\\_t remainingBytes](#)  
*Remaining byte count in current state.*
- [uint8\\_t \\* buf](#)  
*Buffer pointer for current state.*
- [uint16\\_t commandBuffer](#) [7]  
*LPI2C command sequence.*
- [lpi2c\\_master\\_transfer\\_t transfer](#)  
*Copy of the current transfer info.*
- [lpi2c\\_master\\_transfer\\_callback\\_t completionCallback](#)  
*Callback function pointer.*
- [void \\* userData](#)  
*Application data passed to callback.*

### 17.4.1 Detailed Description

Driver handle for master non-blocking APIs.

#### Note

The contents of this structure are private and subject to change.

## 17.5 lpi2c\_master\_transfer\_t Struct Reference

Non-blocking transfer descriptor structure.

### Data Fields

- [uint32\\_t flags](#)  
*Bit mask of options for the transfer.*
- [uint16\\_t slaveAddress](#)  
*The 7-bit slave address.*
- [lpi2c\\_direction\\_t direction](#)  
*Either *kLPI2C\_Read* or *kLPI2C\_Write*.*
- [uint32\\_t subaddress](#)  
*Sub address.*
- [size\\_t subaddressSize](#)  
*Length of sub address to send in bytes.*
- [void \\* data](#)  
*Pointer to data to transfer.*
- [size\\_t dataSize](#)  
*Number of bytes to transfer.*

### 17.5.1 Detailed Description

Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the [LPI2C\\_MasterTransferNonBlocking\(\)](#) API.

### 17.5.2 Field Documentation

#### 17.5.2.1 flags

```
uint32_t lpi2c_master_transfer_t::flags
```

Bit mask of options for the transfer.

See enumeration [\\_lpi2c\\_master\\_transfer\\_flags](#) for available options. Set to 0 or [kLPI2C\\_TransferDefaultFlag](#) for normal transfers.

#### 17.5.2.2 subaddress

```
uint32_t lpi2c_master_transfer_t::subaddress
```

Sub address.

Transferred MSB first.

#### 17.5.2.3 subaddressSize

```
size_t lpi2c_master_transfer_t::subaddressSize
```

Length of sub address to send in bytes.

Maximum size is 4 bytes.

## 17.6 lpi2c\_slave\_config\_t Struct Reference

Structure with settings to initialize the LPI2C slave module.

### Data Fields

- bool [enableSlave](#)  
*Enable slave mode.*
- [uint8\\_t address0](#)  
*Slave's 7-bit address.*
- [uint8\\_t address1](#)  
*Alternate slave 7-bit address.*
- [lpi2c\\_slave\\_address\\_match\\_t addressMatchMode](#)  
*Address matching options.*

- bool [filterDozeEnable](#)  
*Enable digital glitch filter in doze mode.*
- bool [filterEnable](#)  
*Enable digital glitch filter.*
- bool [enableGeneralCall](#)  
*Enable general call address matching.*
- 
- struct {
 bool [enableAck](#)  
*Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to receive data.*
 bool [enableTx](#)  
*Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.*
 bool [enableRx](#)  
*Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.*
 bool [enableAddress](#)  
*Enables SCL clock stretching when the address valid flag is asserted.*
 } **sclStall**
- bool [ignoreAck](#)  
*Continue transfers after a NACK is detected.*
- bool [enableReceivedAddressRead](#)  
*Enable reading the address received address as the first byte of data.*
- [uint32\\_t sdaGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of the digital filter on the SDA signal.*
- [uint32\\_t sclGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of the digital filter on the SCL signal.*
- [uint32\\_t dataValidDelay\\_ns](#)  
*Width in nanoseconds of the data valid delay.*
- [uint32\\_t clockHoldTime\\_ns](#)  
*Width in nanoseconds of the clock hold time.*

## 17.6.1 Detailed Description

Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the [LPI2C\\_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

## 17.6.2 Field Documentation

### 17.6.2.1 enableAck

```
bool lpi2c_slave_config_t::enableAck
```



Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to write the Transmit ACK Register before the ACK or NACK is transmitted.

Clock stretching occurs when transmitting the 9th bit. When enableAckSCLStall is enabled, there is no need to set either enableRxDataSCLStall or enableAddressSCLStall.

## 17.7 lpi2c\_slave\_handle\_t Struct Reference

LPI2C slave handle structure.

### Data Fields

- [lpi2c\\_slave\\_transfer\\_t transfer](#)  
*LPI2C slave transfer copy.*
- bool [isBusy](#)  
*Whether transfer is busy.*
- bool [wasTransmit](#)  
*Whether the last transfer was a transmit.*
- [uint32\\_t eventMask](#)  
*Mask of enabled events.*
- [uint32\\_t transferredCount](#)  
*Count of bytes transferred.*
- [lpi2c\\_slave\\_transfer\\_callback\\_t callback](#)  
*Callback function called at transfer event.*
- void \* [userData](#)  
*Callback parameter passed to callback.*

### 17.7.1 Detailed Description

LPI2C slave handle structure.

#### Note

The contents of this structure are private and subject to change.

## 17.8 lpi2c\_slave\_transfer\_t Struct Reference

LPI2C slave transfer structure.

### Data Fields

- [lpi2c\\_slave\\_transfer\\_event\\_t event](#)  
*Reason the callback is being invoked.*
- [uint8\\_t receivedAddress](#)  
*Matching address send by master.*
- [uint8\\_t \\* data](#)  
*Transfer buffer.*
- [size\\_t dataSize](#)  
*Transfer size.*
- [status\\_t completionStatus](#)  
*Success or error code describing how the transfer completed.*
- [size\\_t transferredCount](#)  
*Number of bytes actually transferred since start or last repeated start.*

### 17.8.1 Detailed Description

LPI2C slave transfer structure.

### 17.8.2 Field Documentation

#### 17.8.2.1 completionStatus

```
status_t lpi2c_slave_transfer_t::completionStatus
```

Success or error code describing how the transfer completed.

Only applies for [kLPI2C\\_SlaveCompletionEvent](#).

## 17.9 lpuart\_config\_t Struct Reference

LPUART configuration structure.

### Data Fields

- [uint32\\_t baudRate\\_Bps](#)  
*LPUART baud rate*
- [lpuart\\_parity\\_mode\\_t parityMode](#)  
*Parity mode, disabled (default), even, odd.*
- [lpuart\\_data\\_bits\\_t dataBitsCount](#)  
*Data bits count, eight (default), seven.*
- [bool isMsb](#)  
*Data bits order, LSB (default), MSB.*
- [lpuart\\_idle\\_type\\_select\\_t rxIdleType](#)  
*RX IDLE type.*
- [lpuart\\_idle\\_config\\_t rxIdleConfig](#)  
*RX IDLE configuration.*
- [bool enableTx](#)  
*Enable TX.*
- [bool enableRx](#)  
*Enable RX.*

### 17.9.1 Detailed Description

LPUART configuration structure.

## 17.10 lpuart\_handle\_t Struct Reference

LPUART handle structure.

### Data Fields

- [uint8\\_t](#) \*volatile [txData](#)  
*Address of remaining data to send.*
- volatile [size\\_t](#) [txDataSize](#)  
*Size of the remaining data to send.*
- [size\\_t](#) [txDataSizeAll](#)  
*Size of the data to send out.*
- [uint8\\_t](#) \*volatile [rxData](#)  
*Address of remaining data to receive.*
- volatile [size\\_t](#) [rxDataSize](#)  
*Size of the remaining data to receive.*
- [size\\_t](#) [rxDataSizeAll](#)  
*Size of the data to receive.*
- [uint8\\_t](#) \* [rxRingBuffer](#)  
*Start address of the receiver ring buffer.*
- [size\\_t](#) [rxRingBufferSize](#)  
*Size of the ring buffer.*
- volatile [uint16\\_t](#) [rxRingBufferHead](#)  
*Index for the driver to store received data into ring buffer.*
- volatile [uint16\\_t](#) [rxRingBufferTail](#)  
*Index for the user to get data from the ring buffer.*
- [lpuart\\_transfer\\_callback\\_t](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*LPUART callback function parameter.*
- volatile [uint8\\_t](#) [txState](#)  
*TX transfer state.*
- volatile [uint8\\_t](#) [rxState](#)  
*RX transfer state.*

### 17.10.1 Detailed Description

LPUART handle structure.

## 17.11 lpuart\_transfer\_t Struct Reference

LPUART transfer structure.

### Data Fields

- [uint8\\_t](#) \* [data](#)  
*The buffer of data to be transfer.*
- [size\\_t](#) [dataSize](#)  
*The byte count to be transfer.*

### 17.11.1 Detailed Description

LPUART transfer structure.

## 17.12 pmic\_version\_t Struct Reference

Structure for ID and Revision of PMIC.

### Data Fields

- [uint8\\_t device\\_id](#)  
*dev ID value (reg location may differ per device)*
- [uint8\\_t si\\_rev](#)  
*silicon revision value read from device*

### 17.12.1 Detailed Description

Structure for ID and Revision of PMIC.

#### Examples

[board.c](#).

## 17.13 rgpio\_pin\_config\_t Struct Reference

The RGPIO pin configuration structure.

### Data Fields

- [rgpio\\_pin\\_direction\\_t pinDirection](#)  
*RGPIO direction, input or output.*
- [uint8\\_t outputLogic](#)  
*Set a default output logic, which has no use in input.*

### 17.13.1 Detailed Description

The RGPIO pin configuration structure.

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the `PORT_SetPinConfig()`.

#### Examples

[board.c](#).

## 17.14 `sc_rsrc_map_t` Struct Reference

This type is used store static constant info to map resources to the containing subsystem.

### Data Fields

- `sc_rsrc_t resource`: [SC\\_RSRC\\_W](#)
- `ss_idx_t ss_idx`: [SS\\_IDX\\_W](#)
- `sc_ss_inst_t inst`: [SC\\_SS\\_INST\\_W](#)

### 17.14.1 Detailed Description

This type is used store static constant info to map resources to the containing subsystem.

#### Examples

[board.c](#).

## 17.15 `soc_cluster_state_t` Struct Reference

Stores cluster power state info.

### Data Fields

- `sc_rm_idx_t rm_idx`
- `uint8_t num_cpu`
- `soc_cpu_state_t * cpu_state`
- `sc_pm_power_mode_t req_mode`

### 17.15.1 Detailed Description

Stores cluster power state info.

## 17.16 `soc_cpu_state_t` Struct Reference

Stores CPU power state info.

### Data Fields

- `sc_rm_idx_t rm_idx`
- `sc_pm_power_mode_t req_mode`
- `sc_bool_t lpm_active`
- `sc_bool_t rst_req`
- `sc_bool_t early_wake`
- `uint8_t wake_idx`
- `sc_pm_wake_src_t wake_src`
- `sc_faddr_t resume_addr`

### 17.16.1 Detailed Description

Stores CPU power state info.

## 17.17 soc\_ddr\_ret\_info\_t Struct Reference

Stores DDR retention info.

### Data Fields

- const [uint32\\_t num\\_drc](#)  
*Number of DRCs to retain.*
- ddrc \*const [drc\\_inst](#)  
*Buffer for DRC register retention.*
- ddr\_phy \*const [drc\\_phy\\_inst](#)  
*Buffer for DRC PHY register retention.*
- const [uint32\\_t num\\_region](#)  
*Number of DDR retention regions.*
- const [soc\\_ddr\\_ret\\_region\\_t](#) \*const [region](#)  
*Retention region array.*
- [uint32\\_t drc0\\_clk\\_rate](#)  
*Clock rate to restore after retention.*

### 17.17.1 Detailed Description

Stores DDR retention info.

#### Examples

[board.c](#).

## 17.18 soc\_ddr\_ret\_region\_t Struct Reference

### Data Fields

- const [uint32\\_t addr](#)  
*Address of DDR region to be retained.*
- const [uint32\\_t size](#)  
*Size of DDR region to be retained.*
- [uint32\\_t](#) \*const [buf](#)  
*Pointer to SCFW buffer for DDR retention.*

### 17.18.1 Detailed Description

#### Examples

[board.c](#).

## 17.19 soc\_dqs2dq\_sync\_info\_t Struct Reference

Stores DQS2DQ synchronization info.

### Data Fields

- const [sc\\_rsrc\\_t](#) [isi\\_rsrc](#)  
*ISI channel used for sync.*
- ISI\_Type \*const [isi\\_regs](#)  
*ISI peripheral registers.*
- [uint32\\_t](#) [timeout\\_usec](#)  
*Sync search timeout.*

### 17.19.1 Detailed Description

Stores DQS2DQ synchronization info.

#### Examples

[board.c](#).

## 17.20 soc\_freq\_volt\_tbl\_t Struct Reference

### Data Fields

- [uint32\\_t](#) [freq](#)
- [uint32\\_t](#) [volt](#)
- [uint8\\_t](#) [bias](#)

## 17.21 soc\_fspi\_ret\_info\_t Struct Reference

Stores HMP FSPI retention info.

### Data Fields

- [sc\\_pm\\_power\\_mode\\_t](#) [pm](#)  
*FSPI power mode to restore.*
- [uint32\\_t](#) [clk\\_rate](#)  
*FSPI clock rate to restore.*

### 17.21.1 Detailed Description

Stores HMP FSPI retention info.

## 17.22 soc\_gpu\_clks\_opp\_t Struct Reference

### Data Fields

- [uint32\\_t](#) **shader\_clk**
- [uint32\\_t](#) **core\_clk**
- [uint32\\_t](#) **ahb\_clk**
- [uint32\\_t](#) **axi\_ssi\_clk**

## 17.23 soc\_hmp\_node\_t Struct Reference

Stores HMP node power mode info.

### Data Fields

- [sc\\_rm\\_idx\\_t](#) **rm\_idx**
- [soc\\_sys\\_if\\_req\\_t](#) \* **sys\_if\_req**  
*System interface mode request array.*

### 17.23.1 Detailed Description

Stores HMP node power mode info.

## 17.24 soc\_hmp\_t Struct Reference

Stores HMP system power mode info.

### Data Fields

- [uint8\\_t](#) **num\_hmp**  
*Number of HMP nodes.*
- [soc\\_hmp\\_node\\_t](#) \* **hmp\_node**  
*HMP node array.*
- [uint8\\_t](#) **num\_sys\_if**  
*Number of system interface nodes.*
- [soc\\_sys\\_if\\_node\\_t](#) \* **sys\_if\_node**  
*System interface node array.*
- [sc\\_bool\\_t](#) **sys\_if\_mgmt**  
*System interface management flag.*
- [sc\\_rm\\_idx\\_t](#) **ap\_gic\_rm\_idx**



- *AP GIC resource index.*  
sc\_rm\_idx\_t [ap\\_irqstr\\_rm\\_idx](#)
- *AP IRQSTR resource index.*  
uint8\_t [ap\\_resume\\_cluster\\_idx](#)
- *AP resume cluster index.*  
uint8\_t [ap\\_resume\\_cpu\\_idx](#)
- *AP resume cpu index.*  
sc\_pm\_power\_mode\_t [ocmem\\_mode](#)
- *On-chip memory mode for SoC.*  
soc\_fspi\_ret\_info\_t [fspi\\_ret\\_info](#)
- *FSPI retention info.*  
sc\_pm\_power\_mode\_t [ddr\\_mode](#)
- *DDR mode for SoC.*  
sc\_bool\_t [ddr\\_active](#)
- *DDR active (initialized) boolean.*  
sc\_bool\_t [lpm\\_active](#)
- *LPM active boolean.*

### 17.24.1 Detailed Description

Stores HMP system power mode info.

## 17.25 soc\_m4\_state\_t Struct Reference

Stores M4 sleep state info.

### Data Fields

- sc\_rm\_idx\_t [wic\\_rm\\_idx](#)
- sc\_rm\_idx\_t [sc\\_mu\\_rm\\_idx](#)
- sc\_bool\_t [dsm\\_req](#)
- sc\_bool\_t [dsm\\_active](#)
- sc\_bool\_t [rst\\_req](#)
- uint8\_t [stopm](#)
- uint8\_t [pstopo](#)
- sc\_faddr\_t [resume\\_addr](#)

### 17.25.1 Detailed Description

Stores M4 sleep state info.

## 17.26 soc\_msi\_ring\_usecount\_t Struct Reference

Stores MSI ring usecount.

### Data Fields

- const [sc\\_rsrc\\_t](#) [rsrc](#)
- [uint16\\_t](#) [count](#)
- [uint16\\_t](#) [ss\\_count](#)

### 17.26.1 Detailed Description

Stores MSI ring usecount.

## 17.27 soc\_multicluster\_state\_t Struct Reference

Stores multi-cluster power state info.

### Data Fields

- `sc_rm_idx_t rm_idx`
- `soc_cluster_state_t * cluster_state`
- `sc_pm_power_mode_t req_mode`

### 17.27.1 Detailed Description

Stores multi-cluster power state info.

## 17.28 soc\_patch\_area\_list\_t Struct Reference

### Data Fields

- `const uint16_t offset`
- `const uint16_t len`

## 17.29 soc\_sys\_if\_node\_t Struct Reference

Stores system interface node resource info.

### Data Fields

- `sc_rm_idx_t num_rm_idx`  
*Number of resources in the node.*
- `const sc_rsrc_t * rsrc`  
*Resource array for node.*
- `sc_rm_idx_t * rm_idx`  
*Resource index array for node.*
- `sc_pm_power_mode_t * saved_pm`  
*Saved power mode array for node.*

### 17.29.1 Detailed Description

Stores system interface node resource info.

## 17.30 soc\_sys\_if\_req\_t Struct Reference

Stores system interface power mode request info.

### Data Fields

- [sc\\_pm\\_power\\_mode\\_t hpm](#)  
*High-power mode for system interface.*
- [sc\\_pm\\_power\\_mode\\_t lpm](#)  
*Low-power mode for system interface.*

### 17.30.1 Detailed Description

Stores system interface power mode request info.

## 17.31 ss\_base\_data\_t Struct Reference

This type is used to store dynamic data about a subsystem.

### Data Fields

- [ss\\_clk\\_data\\_t clk\\_data](#) [SS\_MAX\_CLK]  
*Clock/PLL data.*
- [ss\\_pll\\_t num\\_pll](#)  
*number of PLLs in the SS*
- [uint16\\_t usecount](#) [DSC\_MAX\_PD][SC\_PM\_PW\_MODE\_ON]  
*PD use counts.*
- [sc\\_pm\\_power\\_mode\\_t power\\_mode](#) [DSC\_MAX\_PD]  
*Power mode of each power domain.*
- [uint8\\_t master\\_did](#) [SC\_RM\_NUM\_DOMAIN]  
*Count of masters in each resource domain.*

### 17.31.1 Detailed Description

This type is used to store dynamic data about a subsystem.

## 17.32 `ss_base_info_t` Struct Reference

This type is used to store static constant info about a subsystem.

### Data Fields

- `uint64_t irq_enb`  
*Initial DSC IRQ enables.*
- `const sc_faddr_t mrc_mask`  
*Range of MRCs in subsystem.*
- `const ss_rsrc_info_t * rsrc`  
*Pointer to resource info.*
- `const sc_rsrc_map_t * rsrc_map`  
*Pointer to resource map.*
- `const ss_pd_info_t * pd_info`  
*Pointer to power domain info.*
- `const ss_pd_info_t * pd_reboot_info`  
*Pointer to power domain info.*
- `const ss_ctrl_info_t * ctrl_info`  
*Pointer to control info.*
- `const dsc_clk_info_t * clk_info`  
*Pointer to clock info.*
- `const uint8_t * ss_iso_info`  
*SS Isolation info.*
- `uint32_t dsc_aon_reset_mask`  
*Resets associated with DSC AON.*
- `uint32_t ss_phy_iso`  
*Additional ISO control (usually phy)*
- `const ss_xexp_info_t * xexp_info`  
*Pointer to xexp info.*
- `const ss_mdac_info_t * mdac_info`  
*Pointer to MDAC info.*
- `const ss_pac_info_t * pac_info`  
*Pointer to PAC info.*
- `const ss_msc_info_t * msc_info`  
*Pointer to MSC info.*
- `const ss_mrc_info_t * mrc_info`  
*Pointer to MRC info.*
- `uint32_t mdac_match`  
*MDAC match flags.*
- `uint16_t mdac_cache`  
*Size of MDAC cache (per inst)*
- `uint16_t mrc_cache`

- Size of MRC cache (per inst)*
  - `sc_rm_idx_t num_rsrc`: SC\_RM\_IDX\_W  
*Number of resources.*
  - `sc_rm_idx_t num_srsrc`: SC\_RM\_IDX\_W  
*Number of resources with children.*
  - `sc_rm_idx_t num_prsrc`: SC\_RM\_IDX\_W  
*Number of resources with parent.*
  - `xrdc_idx_t num_mdac`: XRDC\_NUM\_W  
*Number of XRDC MDACs.*
  - `xrdc_idx_t num_pac`: XRDC\_NUM\_W  
*Number of XRDC PACs.*
  - `xrdc_idx_t num_msc`: XRDC\_NUM\_W  
*Number of XRDC MSCs.*
  - `xrdc_idx_t num_mrc`: XRDC\_NUM\_W  
*Number of XRDC MRCs.*
  - `ss_clock_t num_clks`: SS\_CLK\_W+1  
*Number of clocks.*
  - `sc_ctrl_t num_ctrl`: SC\_CTRL\_W  
*Number of controls.*
  - `dsc_pdom_t num_pd`: DSC\_PDOM\_W+1  
*Number of power domains.*
  - `dsc_pdom_t pd_dsc`: DSC\_PDOM\_W  
*Power domain of the gated DSC logic.*
  - `dsc_pdom_t pd_ssi`: DSC\_PDOM\_W  
*Power domain of the SSI.*
  - `dsc_pdom_t pd_mgr`: DSC\_PDOM\_W  
*Power domain of XRDC manager.*
  - `ss_pll_t num_pll`: SS\_PLL\_W+1  
*Number of PLLs.*
  - `dsc_ai_type_t ai_type`: DSC\_AI\_TYPE\_W  
*Type of AI for this SS.*
  - `uint8_t ss_num_ssi`: SS\_NUM\_SSI\_W  
*Number of standard SSI.*
  - `ss_clock_t mtr_clk_idx`: SS\_CLK\_W
  - `sc_bool_t mu_irq`: SC\_BOOL\_W  
*< Clock index of the MTR clock*
  - `sc_bool_t dscmix`: SC\_BOOL\_W  
*DSCMIX clock present.*

### 17.32.1 Detailed Description

This type is used to store static constant info about a subsystem.

An array for all subsystems is declared in `inf.c` called `ss_base_info`. From this array info for subsystems inc. resources, XRDC components, power domains, etc. can be accessed.

### 17.32.2 Field Documentation

#### 17.32.2.1 mu\_irq

`sc_bool_t ss_base_info_t::mu_irq`

< Clock index of the MTR clock

SS has interrupt trigger MU

## 17.33 ss\_clk\_data\_t Struct Reference

This type is used to store dynamic data about the clocks/PLLs in the subsystem.

### Data Fields

- `uint16_t usecount`  
*Count of peripherals using clock.*
- `sc_pm_clk_mode_t cur_mode: SC_PM_CLOCK_MODE_W`  
*Current mode of the clock.*
- `sc_pm_clk_parent_t parent`  
*Current parent of the clock.*
- union {
 `uint32_t rate_div`  
*Current rate divider for the clock.*  
`uint32_t parent_rate`  
*store rate for parent clocks (pll, byp, xtal)*

};

#### 17.33.1 Detailed Description

This type is used to store dynamic data about the clocks/PLLs in the subsystem.

## 17.34 ss\_ctrl\_info\_t Struct Reference

This type is used store static constant info about controls in a subsystem.

### Data Fields

- `uint16_t bit: SS_FIELD_POS_W`  
*Field position.*
- `ss_idx_t ss_idx: SS_IDX_W`  
*SS resource index.*
- `uint8_t width: SS_FIELD_WID_W`  
*Field width.*
- `sc_ctrl_t ctrl: SC_CTRL_W`  
*Control.*
- `ss_io_type_t io: SS_IO_W`  
*I/O type.*

### 17.34.1 Detailed Description

This type is used store static constant info about controls in a subsystem.

A pointer to this structure can be found in the [ss\\_base\\_info\\_t](#) type.

## 17.35 ss\_mdac\_info\_t Struct Reference

This type is used to store static constant info about the MDACs in a subsystem.

### Data Fields

- [xrdc\\_idx\\_t](#) [num\\_slots](#): XRDC\_NUM\_W  
*Number of slots.*
- [dsc\\_pdom\\_t](#) [pd](#): DSC\_PDOM\_W  
*Power domain.*
- [uint8\\_t](#) [cid](#): SS\_CID\_W  
*CPU ID.*
- [sc\\_bool\\_t](#) [present](#): SC\_BOOL\_W  
*Present.*
- [uint32\\_t](#) \* [cache](#)  
*Cache pointer.*

### 17.35.1 Detailed Description

This type is used to store static constant info about the MDACs in a subsystem.

## 17.36 ss\_mrc\_info\_t Struct Reference

This type is used to store static constant info about the MRCs in a subsystem.

### Data Fields

- [sc\\_faddr\\_t](#) [start](#)  
*Start address.*
- [sc\\_faddr\\_t](#) [end](#)  
*End address.*
- [sc\\_faddr\\_t](#) [adjust](#)  
*Sub/mask for this MRC.*
- [uint32\\_t](#) \* [cache](#)  
*Cache pointer.*
- [xrdc\\_idx\\_t](#) [mrc](#): XRDC\_NUM\_W  
*MRC index.*
- [xrdc\\_idx\\_t](#) [idx](#): XRDC\_NUM\_W  
*index of first entry*
- [xrdc\\_idx\\_t](#) [num\\_slots](#): XRDC\_NUM\_W  
*Number of slots.*
- [dsc\\_pdom\\_t](#) [pd](#): DSC\_PDOM\_W  
*Power domain.*
- [dsc\\_pdom\\_t](#) [sub](#): SC\_BOOL\_W  
*Adjust by subtraction.*
- [sc\\_bool\\_t](#) [present](#): SC\_BOOL\_W  
*Present.*

### 17.36.1 Detailed Description

This type is used to store static constant info about the MRCs in a subsystem.

Start->end address range indicates memory space covered by an MRC.

## 17.37 `ss_msc_info_t` Struct Reference

This type is used to store static constant info about the MSCs in a subsystem.

### Data Fields

- `dsc_pdom_t pd`: DSC\_PDOM\_W  
*Power domain.*
- `sc_bool_t present`: SC\_BOOL\_W  
*Present.*

### 17.37.1 Detailed Description

This type is used to store static constant info about the MSCs in a subsystem.

## 17.38 `ss_pd_info_t` Struct Reference

This type is used to store static constant info about the power domains in the subsystem.

### Data Fields

- `uint32_t reset_mask`  
*Resets associated with the PD.*

### 17.38.1 Detailed Description

This type is used to store static constant info about the power domains in the subsystem.

## 17.39 `ss_rsrc_info_t` Struct Reference

This type is used to store static constant info about resources in a subsystem.

### Data Fields

- `sc_rm_idx_t xrdc_master_idx`: SC\_RM\_IDX\_W  
*XRDC MDAC MDA index.*
- `sc_rm_idx_t xrdc_peripheral_idx`: SC\_RM\_IDX\_W  
*XRDC PAC PDAC index.*



- `sc_rm_match_t xrdc_mda_match`: `SC_RM_MATCH_W`  
*XRDC MDAC match.*
- `sc_rm_match_t xrdc_mda_mask`: `SC_RM_MATCH_W`  
*XRDC MDAC mask.*
- `ss_xexp_idx_t xexp_idx`: `SS_XEXP_W`  
*XRDC expansion index.*
- `ss_clock_t clk` [`SS_MAX_PM_CLKS`]  
*Clocks.*
- `dsc_pdom_t pd`: `DSC_PDOM_W`  
*Power domain.*
- `sc_bool_t master`: `SC_BOOL_W`  
*Master flag.*
- `sc_bool_t peripheral`: `SC_BOOL_W`  
*Slave flag.*

### 17.39.1 Detailed Description

This type is used store static constant info about resources in a subsystem.

A pointer to this structure can be found in the `ss_base_info_t` type.

## 17.40 `ss_xexp_info_t` Struct Reference

This type is used to store static constant info about resources to keep assigned to the SCU or associated with another resource.

### Data Fields

- `xrdc_idx_t start`  
*Start slot.*
- `uint8_t num`  
*Number of slots.*

### 17.40.1 Detailed Description

This type is used to store static constant info about resources to keep assigned to the SCU or associated with another resource.

## 17.41 `wdog32_config_t` Struct Reference

Describes WDOG32 configuration structure.

### Data Fields

- `bool enableWdog32`

- Enables or disables WDOG32.*
- [wdog32\\_clock\\_source\\_t clockSource](#)  
*Clock source select.*
- [wdog32\\_clock\\_prescaler\\_t prescaler](#)  
*Clock prescaler value.*
- [wdog32\\_work\\_mode\\_t workMode](#)  
*Configures WDOG32 work mode in debug stop and wait mode.*
- [wdog32\\_test\\_mode\\_t testMode](#)  
*Configures WDOG32 test mode.*
- [bool enableUpdate](#)  
*Update write-once register enable.*
- [bool enableInterrupt](#)  
*Enables or disables WDOG32 interrupt.*
- [bool enableWindowMode](#)  
*Enables or disables WDOG32 window mode.*
- [uint16\\_t windowValue](#)  
*Window value.*
- [uint16\\_t timeoutValue](#)  
*Timeout value.*

#### 17.41.1 Detailed Description

Describes WDOG32 configuration structure.

### 17.42 wdog32\_work\_mode\_t Struct Reference

Defines WDOG32 work mode.

#### Data Fields

- [bool enableWait](#)  
*Enables or disables WDOG32 in wait mode.*
- [bool enableStop](#)  
*Enables or disables WDOG32 in stop mode.*
- [bool enableDebug](#)  
*Enables or disables WDOG32 in debug mode.*

#### 17.42.1 Detailed Description

Defines WDOG32 work mode.

## Chapter 18

# File Documentation

### 18.1 platform/board/board\_common.h File Reference

Header file containing some common board funtions.

#### Functions

- [sc\\_err\\_t test\\_drv](#) ([sc\\_bool\\_t](#) \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- [sc\\_err\\_t test\\_sc](#) ([sc\\_bool\\_t](#) \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- [sc\\_err\\_t test\\_ap](#) ([sc\\_bool\\_t](#) \*const stop)  
*Shim test function (to allow test inclusion from object packages)*
- void [board\\_monitor](#) (void)  
*Shim monitor function (to allow monitor inclusion from object packages)*
- void [board\\_exit](#) ([int32\\_t](#) status)  
*Shim for exit()*
- void [board\\_stdio](#) (void)  
*Shim for setvbuf()*
- void [board\\_printf](#) (const char \*fmt,...)  
*Conditional printf.*
- void [board\\_ddr\\_periodic\\_enable](#) ([sc\\_bool\\_t](#) enb)  
*Enable/disable the DDR periodic tick.*
- void [board\\_ddr\\_derate\\_periodic\\_enable](#) ([sc\\_bool\\_t](#) enb)  
*Enable/disable the DDR derate periodic tick.*
- void [board\\_common\\_tick](#) ([uint16\\_t](#) msec)  
*Common function to tick the board.*

## Variables

- [sc\\_bool\\_t debug](#)  
*Shim debug variable (to allow object package config)*
- [sc\\_bool\\_t has\\_test](#)  
*Shim has\_test variable (to allow object package config)*
- [sc\\_bool\\_t test\\_all](#)  
*Shim test\_all variable (to allow object package config)*
- [sc\\_bool\\_t has\\_monitor](#)  
*Shim has\_monitor variable (to allow object package config)*
- [sc\\_bool\\_t xrdc\\_nocheck](#)  
*Shim xrdc\_nocheck variable (to allow object package config)*

### 18.1.1 Detailed Description

Header file containing some common board funtions.

## 18.2 platform/board/drivers/pca6416a/pca6416a.h File Reference

Functions for PCA6416A.

## Functions

- [status\\_t PCA6416A\\_WritePinDirection](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) dir)  
*This function writes the pin direction regsiter.*
- [status\\_t PCA6416A\\_ReadPinDirection](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) \*dir)  
*This function reads the pin direction regsiter.*
- [status\\_t PCA6416A\\_WritePinPolarity](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) pol)  
*This function writes the pin polarity regsiter.*
- [status\\_t PCA6416A\\_ReadPinPolarity](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) \*pol)  
*This function reads the pin polarity regsiter.*
- [status\\_t PCA6416A\\_WritePinOutput](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) out)  
*This function writes the pin output regsiter.*
- [status\\_t PCA6416A\\_ReadPinOutput](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) \*out)  
*This function reads the pin output regsiter.*
- [status\\_t PCA6416A\\_ReadPinInput](#) ([uint8\\_t](#) device\_addr, [uint8\\_t](#) port, [uint8\\_t](#) \*in)  
*This function reads the pin input regsiter.*

### 18.2.1 Detailed Description

Functions for PCA6416A.

## 18.3 platform/board/pmic.h File Reference

PMIC include for PMIC interface layer.

### Macros

- `#define PMIC_SET_VOLTAGE` [dynamic\\_pmic\\_set\\_voltage](#)
- `#define PMIC_GET_VOLTAGE` [dynamic\\_pmic\\_get\\_voltage](#)
- `#define PMIC_SET_MODE` [dynamic\\_pmic\\_set\\_mode](#)
- `#define PMIC_GET_MODE` [dynamic\\_pmic\\_get\\_mode](#)
- `#define PMIC_IRQ_SERVICE` [dynamic\\_pmic\\_irq\\_service](#)
- `#define PMIC_REGISTER_ACCESS` [dynamic\\_pmic\\_register\\_access](#)
- `#define GET_PMIC_VERSION` [dynamic\\_get\\_pmic\\_version](#)
- `#define GET_PMIC_TEMP` [dynamic\\_get\\_pmic\\_temp](#)
- `#define SET_PMIC_TEMP_ALARM` [dynamic\\_set\\_pmic\\_temp\\_alarm](#)

### Defines for supported PMIC devices

- `#define PMIC_NONE` 0U
- `#define PF100` 1U
- `#define PF8100` 2U
- `#define PF8200` 3U

### Defines for PMIC configuration

- `#define PF100_DEV_ID` 0x10U
- `#define PF8100_DEV_ID` 0x40U
- `#define PF8200_DEV_ID` 0x48U
- `#define PF8X00_FAM_ID` 0x40U
- `#define PF7X00_FAM_ID` 0x80U
- `#define PF8100_A0_REV` 0x10U
- `#define FAM_ID_MASK` 0xF0U

### Functions

- `sc_err_t dynamic_pmic_set_voltage` (`pmic_id_t` id, `uint32_t` pmic\_reg, `uint32_t` vol\_mv, `uint32_t` mode\_to\_set)  
*This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.*
- `sc_err_t dynamic_pmic_get_voltage` (`pmic_id_t` id, `uint32_t` pmic\_reg, `uint32_t` \*vol\_mv, `uint32_t` mode\_to\_get)  
*This function gets the voltage on a corresponding voltage regulator of the PMIC.*
- `sc_err_t dynamic_pmic_set_mode` (`pmic_id_t` id, `uint32_t` pmic\_reg, `uint32_t` mode)  
*This function sets the mode of the specified regulator.*
- `sc_err_t dynamic_pmic_get_mode` (`pmic_id_t` id, `uint32_t` pmic\_reg, `uint32_t` \*mode)  
*This function gets the mode of the specified regulator.*
- `sc_bool_t dynamic_pmic_irq_service` (`pmic_id_t` id)  
*This function services the interrupt for the temp alarm.*

- [sc\\_err\\_t dynamic\\_pmic\\_register\\_access](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) address, [sc\\_bool\\_t](#) read\_write, [uint8\\_t](#) \*value)  
*This function allows access to individual registers of the PMIC.*
- [pmic\\_version\\_t dynamic\\_get\\_pmic\\_version](#) ([pmic\\_id\\_t](#) id)  
*This function returns the device ID and revision for the PMIC.*
- [uint32\\_t dynamic\\_get\\_pmic\\_temp](#) ([pmic\\_id\\_t](#) id)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t dynamic\\_set\\_pmic\\_temp\\_alarm](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) temp)  
*This function sets the temp alarm for the PMIC in Celsius.*

## Variables

- [uint8\\_t PMIC\\_TYPE](#)  
*Global PMIC type identifier.*

### 18.3.1 Detailed Description

PMIC include for PMIC interface layer.

This API is used to abstract the PMIC driver. It also supports dynamic PMIC identification and function binding (normally only used for dev boards).

## 18.4 platform/drivers/drc/fsl\_drc\_cbt.h File Reference

### Functions

- void [run\\_cbt](#) ([uint32\\_t](#) phy\_ptr0, [uint32\\_t](#) phy\_ptr1, [uint32\\_t](#) total\_num\_drc)  
*This function performs DDR command bus training.*

## 18.5 platform/drivers/drc/fsl\_drc\_derate.h File Reference

### Functions

- void [ddrc\\_lpddr4\\_derate\\_init](#) ([uint32\\_t](#) total\_num\_drc)  
*This function initializes the DDR derate mechanism.*
- [sc\\_bool\\_t](#) [ddrc\\_lpddr4\\_derate\\_periodic](#) ([uint32\\_t](#) total\_num\_drc)  
*This function performs periodic DDR derate training.*

## 18.6 platform/drivers/drc/fsl\_drc\_rdbi\_deskew.h File Reference

### Functions

- void [RDBI\\_bit\\_deskew](#) ([uint32\\_t](#) ddr\_num)  
*This function performs DDR deskew training.*

## 18.7 platform/drivers/igpio/fsl\_gpio.h File Reference

### Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*GPIO Init structure definition.*

### Macros

#### Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 3))  
*GPIO driver version 2.0.3.*

### Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) { [kGPIO\\_DigitalInput](#) = 0U, [kGPIO\\_DigitalOutput](#) = 1U }  
*GPIO direction definition.*
- enum [gpio\\_interrupt\\_mode\\_t](#) {  
[kGPIO\\_NoIntmode](#) = 0U, [kGPIO\\_IntLowLevel](#) = 1U, [kGPIO\\_IntHighLevel](#) = 2U, [kGPIO\\_IntRisingEdge](#) = 3U,  
[kGPIO\\_IntFallingEdge](#) = 4U, [kGPIO\\_IntRisingOrFallingEdge](#) = 5U }  
*GPIO interrupt mode definition.*

### Functions

#### GPIO Initialization and Configuration functions

- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, const [gpio\\_pin\\_config\\_t](#) \*Config)  
*Initializes the GPIO peripheral according to the specified parameters in the initConfig.*

#### GPIO Reads and Write Functions

- void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual GPIO pin to logic 1 or 0.*
- static void [GPIO\\_WritePinOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual GPIO pin to logic 1 or 0.*
- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_SetPinsOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_ClearPinsOutput](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple GPIO pins.*
- static [uint32\\_t](#) [GPIO\\_PinRead](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the GPIO port.*

- static [uint32\\_t GPIO\\_ReadPinInput](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the GPIO port.*

### GPIO Reads Pad Status Functions

- static [uint8\\_t GPIO\\_PinReadPadStatus](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current GPIO pin pad status.*
- static [uint8\\_t GPIO\\_ReadPadStatus](#) (GPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current GPIO pin pad status.*

### Interrupts and flags management functions

- void [GPIO\\_PinSetInterruptConfig](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [gpio\\_interrupt\\_mode\\_t](#) pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void [GPIO\\_SetPinInterruptConfig](#) (GPIO\_Type \*base, [uint32\\_t](#) pin, [gpio\\_interrupt\\_mode\\_t](#) pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void [GPIO\\_PortEnableInterrupts](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Enables the specific pin interrupt.*
- static void [GPIO\\_EnableInterrupts](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Enables the specific pin interrupt.*
- static void [GPIO\\_PortDisableInterrupts](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Disables the specific pin interrupt.*
- static void [GPIO\\_DisableInterrupts](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Disables the specific pin interrupt.*
- static [uint32\\_t GPIO\\_PortGetInterruptFlags](#) (GPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static [uint32\\_t GPIO\\_GetPinsInterruptFlags](#) (GPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static void [GPIO\\_PortClearInterruptFlags](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Clears pin interrupt flag.*
- static void [GPIO\\_ClearPinsInterruptFlags](#) (GPIO\_Type \*base, [uint32\\_t](#) mask)  
*Clears pin interrupt flag.*

## 18.8 platform/drivers/lpi2c/fsl\_lpi2c.h File Reference

### Data Structures

- struct [lpi2c\\_master\\_config\\_t](#)  
*Structure with settings to initialize the LPI2C master module.*
- struct [lpi2c\\_data\\_match\\_config\\_t](#)  
*LPI2C master data match configuration structure.*
- struct [lpi2c\\_master\\_transfer\\_t](#)  
*Non-blocking transfer descriptor structure.*
- struct [lpi2c\\_master\\_handle\\_t](#)  
*Driver handle for master non-blocking APIs.*
- struct [lpi2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the LPI2C slave module.*
- struct [lpi2c\\_slave\\_transfer\\_t](#)  
*LPI2C slave transfer structure.*
- struct [lpi2c\\_slave\\_handle\\_t](#)  
*LPI2C slave handle structure.*



## Macros

- #define `I2C_RETRY_TIMES` 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*

## Driver version

- #define `FSL_LPI2C_DRIVER_VERSION` (MAKE\_VERSION(2, 1, 11))  
*LPI2C driver version 2.1.11.*

## Typedefs

- typedef void(\* `lpi2c_master_transfer_callback_t`) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, status\_t completionStatus, void \*userData)  
*Master completion callback function pointer type.*
- typedef void(\* `lpi2c_slave_transfer_callback_t`) (LPI2C\_Type \*base, lpi2c\_slave\_transfer\_t \*transfer, void \*userData)  
*Slave event callback function pointer type.*

## Enumerations

- enum {  
    `kStatus_LPI2C_Busy` = MAKE\_STATUS(kStatusGroup\_LPI2C, 0), `kStatus_LPI2C_Idle` = MAKE\_STATUS(kStatusGroup\_LPI2C, 1), `kStatus_LPI2C_Nak` = MAKE\_STATUS(kStatusGroup\_LPI2C, 2), `kStatus_LPI2C_FifoError` = MAKE\_STATUS(kStatusGroup\_LPI2C, 3),  
    `kStatus_LPI2C_BitError` = MAKE\_STATUS(kStatusGroup\_LPI2C, 4), `kStatus_LPI2C_ArbitrationLost` = MAKE\_STATUS(kStatusGroup\_LPI2C, 5), `kStatus_LPI2C_PinLowTimeout`, `kStatus_LPI2C_NoTransferInProgress`,  
    `kStatus_LPI2C_DmaRequestFail` = MAKE\_STATUS(kStatusGroup\_LPI2C, 8), `kStatus_LPI2C_Timeout` = MAKE\_STATUS(kStatusGroup\_LPI2C, 9) }  
*LPI2C status return codes.*
- enum {  
    `kLPI2C_MasterTxReadyFlag` = LPI2C\_MSR\_TDF\_MASK, `kLPI2C_MasterRxReadyFlag` = LPI2C\_MSR\_RDF\_MASK, `kLPI2C_MasterEndOfPacketFlag` = LPI2C\_MSR\_EPF\_MASK, `kLPI2C_MasterStopDetectFlag` = LPI2C\_MSR\_SDF\_MASK,  
    `kLPI2C_MasterNackDetectFlag` = LPI2C\_MSR\_NDF\_MASK, `kLPI2C_MasterArbitrationLostFlag` = LPI2C\_MSR\_ALF\_MASK, `kLPI2C_MasterFifoErrFlag` = LPI2C\_MSR\_FEF\_MASK, `kLPI2C_MasterPinLowTimeoutFlag` = LPI2C\_MSR\_PLTF\_MASK,  
    `kLPI2C_MasterDataMatchFlag` = LPI2C\_MSR\_DMF\_MASK, `kLPI2C_MasterBusyFlag` = LPI2C\_MSR\_MBF\_MASK, `kLPI2C_MasterBusBusyFlag` = LPI2C\_MSR\_BBF\_MASK }  
*LPI2C master peripheral flags.*
- enum `lpi2c_direction_t` { `kLPI2C_Write` = 0U, `kLPI2C_Read` = 1U }  
*Direction of master and slave transfers.*
- enum `lpi2c_master_pin_config_t` {  
    `kLPI2C_2PinOpenDrain` = 0x0U, `kLPI2C_2PinOutputOnly` = 0x1U, `kLPI2C_2PinPushPull` = 0x2U, `kLPI2C_4PinPushPull` = 0x3U,  
    `kLPI2C_2PinOpenDrainWithSeparateSlave`, `kLPI2C_2PinOutputOnlyWithSeparateSlave`, `kLPI2C_2PinPushPullWithSeparateSlave`,  
    `kLPI2C_4PinPushPullWithInvertedOutput` = 0x7U }  
*LPI2C pin configuration.*

- enum `lpi2c_host_request_source_t` { `kLPI2C_HostRequestExternalPin` = 0x0U, `kLPI2C_HostRequestInputTrigger` = 0x1U }  
*LPI2C master host request selection.*
- enum `lpi2c_host_request_polarity_t` { `kLPI2C_HostRequestPinActiveLow` = 0x0U, `kLPI2C_HostRequestPinActiveHigh` = 0x1U }  
*LPI2C master host request pin polarity configuration.*
- enum `lpi2c_data_match_config_mode_t` {  
`kLPI2C_MatchDisabled` = 0x0U, `kLPI2C_1stWordEqualsM0OrM1` = 0x2U, `kLPI2C_AnyWordEqualsM0OrM1` = 0x3U, `kLPI2C_1stWordEqualsM0And2ndWordEqualsM1`,  
`kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1`, `kLPI2C_1stWordAndM1EqualsM0AndM1`, `kLPI2C_AnyWordAndM1EqualsM0AndM1`  
}
  
*LPI2C master data match configuration modes.*
- enum `_lpi2c_master_transfer_flags` { `kLPI2C_TransferDefaultFlag` = 0x00U, `kLPI2C_TransferNoStartFlag` = 0x01U, `kLPI2C_TransferRepeatedStartFlag` = 0x02U, `kLPI2C_TransferNoStopFlag` = 0x04U }  
*Transfer option flags.*
- enum `_lpi2c_slave_flags` {  
`kLPI2C_SlaveTxReadyFlag` = `LPI2C_SSR_TDF_MASK`, `kLPI2C_SlaveRxReadyFlag` = `LPI2C_SSR_RDF_MASK`,  
`kLPI2C_SlaveAddressValidFlag` = `LPI2C_SSR_AVF_MASK`, `kLPI2C_SlaveTransmitAckFlag` = `LPI2C_SSR_TAF_MASK`,  
`kLPI2C_SlaveRepeatedStartDetectFlag` = `LPI2C_SSR_RSF_MASK`, `kLPI2C_SlaveStopDetectFlag` = `LPI2C_SSR_SDF_MASK`,  
`kLPI2C_SlaveBitErrFlag` = `LPI2C_SSR_BEF_MASK`, `kLPI2C_SlaveFifoErrFlag` = `LPI2C_SSR_FEF_MASK`,  
`kLPI2C_SlaveAddressMatch0Flag` = `LPI2C_SSR_AM0F_MASK`, `kLPI2C_SlaveAddressMatch1Flag` = `LPI2C_SSR_AM1F_MASK`,  
`kLPI2C_SlaveGeneralCallFlag` = `LPI2C_SSR_GCF_MASK`, `kLPI2C_SlaveBusyFlag` = `LPI2C_SSR_SBF_MASK`,  
`kLPI2C_SlaveBusBusyFlag` = `LPI2C_SSR_BBF_MASK` }  
*LPI2C slave peripheral flags.*
- enum `lpi2c_slave_address_match_t` { `kLPI2C_MatchAddress0` = 0U, `kLPI2C_MatchAddress0OrAddress1` = 2U, `kLPI2C_MatchAddress0ThroughAddress1` = 6U }  
*LPI2C slave address match options.*
- enum `lpi2c_slave_transfer_event_t` {  
`kLPI2C_SlaveAddressMatchEvent` = 0x01U, `kLPI2C_SlaveTransmitEvent` = 0x02U, `kLPI2C_SlaveReceiveEvent` = 0x04U,  
`kLPI2C_SlaveTransmitAckEvent` = 0x08U,  
`kLPI2C_SlaveRepeatedStartEvent` = 0x10U, `kLPI2C_SlaveCompletionEvent` = 0x20U, `kLPI2C_SlaveAllEvents` }  
*Set of events sent to the callback for non blocking slave transfers.*

## Functions

### Initialization and deinitialization

- void `LPI2C_MasterGetDefaultConfig` (`lpi2c_master_config_t` \*masterConfig)  
*Provides a default configuration for the LPI2C master peripheral.*
- void `LPI2C_MasterInit` (`LPI2C_Type` \*base, const `lpi2c_master_config_t` \*masterConfig, `uint32_t` sourceClock\_Hz)  
*Initializes the LPI2C master peripheral.*
- void `LPI2C_MasterDeinit` (`LPI2C_Type` \*base)  
*Deinitializes the LPI2C master peripheral.*
- void `LPI2C_MasterConfigureDataMatch` (`LPI2C_Type` \*base, const `lpi2c_data_match_config_t` \*config)  
*Configures LPI2C master data match feature.*
- status\_t `LPI2C_MasterCheckAndClearError` (`LPI2C_Type` \*base, `uint32_t` status)
- status\_t `LPI2C_CheckForBusyBus` (`LPI2C_Type` \*base)

- static void [LPI2C\\_MasterReset](#) (LPI2C\_Type \*base)  
*Performs a software reset.*
- static void [LPI2C\\_MasterEnable](#) (LPI2C\_Type \*base, bool enable)  
*Enables or disables the LPI2C module as master.*

### Status

- static [uint32\\_t LPI2C\\_MasterGetStatusFlags](#) (LPI2C\_Type \*base)  
*Gets the LPI2C master status flags.*
- static void [LPI2C\\_MasterClearStatusFlags](#) (LPI2C\_Type \*base, [uint32\\_t](#) statusMask)  
*Clears the LPI2C master status flag state.*

### Interrupts

- static void [LPI2C\\_MasterEnableInterrupts](#) (LPI2C\_Type \*base, [uint32\\_t](#) interruptMask)  
*Enables the LPI2C master interrupt requests.*
- static void [LPI2C\\_MasterDisableInterrupts](#) (LPI2C\_Type \*base, [uint32\\_t](#) interruptMask)  
*Disables the LPI2C master interrupt requests.*
- static [uint32\\_t LPI2C\\_MasterGetEnabledInterrupts](#) (LPI2C\_Type \*base)  
*Returns the set of currently enabled LPI2C master interrupt requests.*

### DMA control

- static void [LPI2C\\_MasterEnableDMA](#) (LPI2C\_Type \*base, bool enableTx, bool enableRx)  
*Enables or disables LPI2C master DMA requests.*
- static [uint32\\_t LPI2C\\_MasterGetTxFifoAddress](#) (LPI2C\_Type \*base)  
*Gets LPI2C master transmit data register address for DMA transfer.*
- static [uint32\\_t LPI2C\\_MasterGetRxFifoAddress](#) (LPI2C\_Type \*base)  
*Gets LPI2C master receive data register address for DMA transfer.*

### FIFO control

- static void [LPI2C\\_MasterSetWatermarks](#) (LPI2C\_Type \*base, [size\\_t](#) txWords, [size\\_t](#) rxWords)  
*Sets the watermarks for LPI2C master FIFOs.*
- static void [LPI2C\\_MasterGetFifoCounts](#) (LPI2C\_Type \*base, [size\\_t](#) \*rxCount, [size\\_t](#) \*txCount)  
*Gets the current number of words in the LPI2C master FIFOs.*

### Bus operations

- void [LPI2C\\_MasterSetBaudRate](#) (LPI2C\_Type \*base, [uint32\\_t](#) sourceClock\_Hz, [uint32\\_t](#) baudRate\_Hz)  
*Sets the I2C bus frequency for master transactions.*
- static bool [LPI2C\\_MasterGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- [status\\_t LPI2C\\_MasterStart](#) (LPI2C\_Type \*base, [uint8\\_t](#) address, [lpi2c\\_direction\\_t](#) dir)  
*Sends a START signal and slave address on the I2C bus.*
- static [status\\_t LPI2C\\_MasterRepeatedStart](#) (LPI2C\_Type \*base, [uint8\\_t](#) address, [lpi2c\\_direction\\_t](#) dir)  
*Sends a repeated START signal and slave address on the I2C bus.*
- [status\\_t LPI2C\\_MasterSend](#) (LPI2C\_Type \*base, void \*txBuff, [size\\_t](#) txSize)  
*Performs a polling send transfer on the I2C bus.*
- [status\\_t LPI2C\\_MasterReceive](#) (LPI2C\_Type \*base, void \*rxBuff, [size\\_t](#) rxSize)  
*Performs a polling receive transfer on the I2C bus.*
- [status\\_t LPI2C\\_MasterStop](#) (LPI2C\_Type \*base)

*Sends a STOP signal on the I2C bus.*

- status\_t [LPI2C\\_MasterTransferBlocking](#) (LPI2C\_Type \*base, lpi2c\_master\_transfer\_t \*transfer)  
*Performs a master polling transfer on the I2C bus.*

### Non-blocking

- void [LPI2C\\_MasterTransferCreateHandle](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, lpi2c\_master\_transfer\_callback\_t callback, void \*userData)  
*Creates a new handle for the LPI2C master non-blocking APIs.*
- status\_t [LPI2C\\_MasterTransferNonBlocking](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, lpi2c\_master\_transfer\_t \*transfer)  
*Performs a non-blocking transaction on the I2C bus.*
- status\_t [LPI2C\\_MasterTransferGetCount](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- void [LPI2C\\_MasterTransferAbort](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle)  
*Terminates a non-blocking LPI2C master transmission early.*

### IRQ handler

- void [LPI2C\\_MasterTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle)  
*Reusable routine to handle master interrupts.*

### Slave initialization and deinitialization

- void [LPI2C\\_SlaveGetDefaultConfig](#) (lpi2c\_slave\_config\_t \*slaveConfig)  
*Provides a default configuration for the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveInit](#) (LPI2C\_Type \*base, const lpi2c\_slave\_config\_t \*slaveConfig, uint32\_t sourceClock\_Hz)  
*Initializes the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveDeinit](#) (LPI2C\_Type \*base)  
*Deinitializes the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveReset](#) (LPI2C\_Type \*base)  
*Performs a software reset of the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveEnable](#) (LPI2C\_Type \*base, bool enable)  
*Enables or disables the LPI2C module as slave.*

### Slave status

- static uint32\_t [LPI2C\\_SlaveGetStatusFlags](#) (LPI2C\_Type \*base)  
*Gets the LPI2C slave status flags.*
- static void [LPI2C\\_SlaveClearStatusFlags](#) (LPI2C\_Type \*base, uint32\_t statusMask)  
*Clears the LPI2C status flag state.*

### Slave interrupts

- static void [LPI2C\\_SlaveEnableInterrupts](#) (LPI2C\_Type \*base, uint32\_t interruptMask)  
*Enables the LPI2C slave interrupt requests.*
- static void [LPI2C\\_SlaveDisableInterrupts](#) (LPI2C\_Type \*base, uint32\_t interruptMask)  
*Disables the LPI2C slave interrupt requests.*
- static uint32\_t [LPI2C\\_SlaveGetEnabledInterrupts](#) (LPI2C\_Type \*base)  
*Returns the set of currently enabled LPI2C slave interrupt requests.*

### Slave DMA control

- static void [LPI2C\\_SlaveEnableDMA](#) (LPI2C\_Type \*base, bool enableAddressValid, bool enableRx, bool enableTx)  
*Enables or disables the LPI2C slave peripheral DMA requests.*

### Slave bus operations

- static bool [LPI2C\\_SlaveGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- static void [LPI2C\\_SlaveTransmitAck](#) (LPI2C\_Type \*base, bool ackOrNack)  
*Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.*
- static uint32\_t [LPI2C\\_SlaveGetReceivedAddress](#) (LPI2C\_Type \*base)  
*Returns the slave address sent by the I2C master.*
- status\_t [LPI2C\\_SlaveSend](#) (LPI2C\_Type \*base, void \*txBuff, size\_t txSize, size\_t \*actualTxSize)  
*Performs a polling send transfer on the I2C bus.*
- status\_t [LPI2C\\_SlaveReceive](#) (LPI2C\_Type \*base, void \*rxBuff, size\_t rxSize, size\_t \*actualRxSize)  
*Performs a polling receive transfer on the I2C bus.*

### Slave non-blocking

- void [LPI2C\\_SlaveTransferCreateHandle](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, lpi2c\_slave\_transfer\_callback\_t callback, void \*userData)  
*Creates a new handle for the LPI2C slave non-blocking APIs.*
- status\_t [LPI2C\\_SlaveTransferNonBlocking](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, uint32\_t eventMask)  
*Starts accepting slave transfers.*
- status\_t [LPI2C\\_SlaveTransferGetCount](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, size\_t \*count)  
*Gets the slave transfer status during a non-blocking transfer.*
- void [LPI2C\\_SlaveTransferAbort](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Aborts the slave non-blocking transfers.*

### Slave IRQ handler

- void [LPI2C\\_SlaveTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Reusable routine to handle slave interrupts.*

## 18.9 platform/drivers/lpuart/fsl\_lpuart.h File Reference

### Data Structures

- struct [lpuart\\_config\\_t](#)  
*LPUART configuration structure.*
- struct [lpuart\\_transfer\\_t](#)  
*LPUART transfer structure.*
- struct [lpuart\\_handle\\_t](#)  
*LPUART handle structure.*

## Macros

- #define **UART\_RETRY\_TIMES** 0U /\* Defining to zero means to keep waiting for the flag until it is assert/deassert.  
\*/  
*Retry times for waiting flag.*

## Driver version

- #define **FSL\_LPUART\_DRIVER\_VERSION** (MAKE\_VERSION(2, 3, 0))  
*LPUART driver version 2.3.0.*

## Typedefs

- typedef void(\* **lpuart\_transfer\_callback\_t**) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, status\_t status, void \*userData)  
*LPUART transfer callback function.*

## Enumerations

- enum {  
**kStatus\_LPUART\_TxBusy** = MAKE\_STATUS(kStatusGroup\_LPUART, 0), **kStatus\_LPUART\_RxBusy** = MAKE\_←  
STATUS(kStatusGroup\_LPUART, 1), **kStatus\_LPUART\_TxIdle** = MAKE\_STATUS(kStatusGroup\_LPUART, 2),  
**kStatus\_LPUART\_RxIdle** = MAKE\_STATUS(kStatusGroup\_LPUART, 3),  
**kStatus\_LPUART\_TxWatermarkTooLarge** = MAKE\_STATUS(kStatusGroup\_LPUART, 4), **kStatus\_LPUART\_RxWatermarkTooLarge**  
= MAKE\_STATUS(kStatusGroup\_LPUART, 5), **kStatus\_LPUART\_FlagCannotClearManually** = MAKE\_STAT←  
US(kStatusGroup\_LPUART, 6), **kStatus\_LPUART\_Error** = MAKE\_STATUS(kStatusGroup\_LPUART, 7),  
**kStatus\_LPUART\_RxRingBufferOverflow**, **kStatus\_LPUART\_RxHardwareOverflow** = MAKE\_STATUS(k←  
StatusGroup\_LPUART, 9), **kStatus\_LPUART\_NoiseError** = MAKE\_STATUS(kStatusGroup\_LPUART, 10),  
**kStatus\_LPUART\_FramingError** = MAKE\_STATUS(kStatusGroup\_LPUART, 11),  
**kStatus\_LPUART\_ParityError** = MAKE\_STATUS(kStatusGroup\_LPUART, 12), **kStatus\_LPUART\_BaudrateNotSupport**,  
**kStatus\_LPUART\_IdleLineDetected** = MAKE\_STATUS(kStatusGroup\_LPUART, 14), **kStatus\_LPUART\_Timeout**  
= MAKE\_STATUS(kStatusGroup\_LPUART, 15) }  
*Error codes for the LPUART driver.*
- enum **lpuart\_parity\_mode\_t** { **kLPUART\_ParityDisabled** = 0x0U, **kLPUART\_ParityEven** = 0x2U, **kLPUART\_ParityOdd**  
= 0x3U }  
*LPUART parity mode.*
- enum **lpuart\_data\_bits\_t** { **kLPUART\_EightDataBits** = 0x0U }  
*LPUART data bits count.*
- enum **lpuart\_stop\_bit\_count\_t** { **kLPUART\_OneStopBit** = 0U, **kLPUART\_TwoStopBit** = 1U }  
*LPUART stop bit count.*
- enum **lpuart\_idle\_type\_select\_t** { **kLPUART\_IdleTypeStartBit** = 0U, **kLPUART\_IdleTypeStopBit** = 1U }  
*LPUART idle flag type defines when the receiver starts counting.*
- enum **lpuart\_idle\_config\_t** {  
**kLPUART\_IdleCharacter1** = 0U, **kLPUART\_IdleCharacter2** = 1U, **kLPUART\_IdleCharacter4** = 2U, **kLPUART\_IdleCharacter8**  
= 3U,  
**kLPUART\_IdleCharacter16** = 4U, **kLPUART\_IdleCharacter32** = 5U, **kLPUART\_IdleCharacter64** = 6U,  
**kLPUART\_IdleCharacter128** = 7U }  
*LPUART idle detected configuration.*

- enum `_lpuart_interrupt_enable` {  
`kLPUART_RxActiveEdgeInterruptEnable` = (LPUART\_BAUD\_RXEDGIE\_MASK >> 8), `kLPUART_TxDataRegEmptyInterruptEnable` = (LPUART\_CTRL\_TIE\_MASK), `kLPUART_TransmissionCompleteInterruptEnable` = (LPUART\_CTRL\_TCIE\_MASK), `kLPUART_RxDataRegFullInterruptEnable` = (LPUART\_CTRL\_RIE\_MASK),  
`kLPUART_IdleLineInterruptEnable` = (LPUART\_CTRL\_ILIE\_MASK), `kLPUART_RxOverrunInterruptEnable` = (LPUART\_CTRL\_ORIE\_MASK), `kLPUART_NoiseErrorInterruptEnable` = (LPUART\_CTRL\_NEIE\_MASK),  
`kLPUART_FramingErrorInterruptEnable` = (LPUART\_CTRL\_FEIE\_MASK),  
`kLPUART_ParityErrorInterruptEnable` = (LPUART\_CTRL\_PEIE\_MASK) }  
*LPUART interrupt configuration structure, default settings all disabled.*
- enum `_lpuart_flags` {  
`kLPUART_TxDataRegEmptyFlag`, `kLPUART_TransmissionCompleteFlag`, `kLPUART_RxDataRegFullFlag`,  
`kLPUART_IdleLineFlag` = (LPUART\_STAT\_IDLE\_MASK),  
`kLPUART_RxOverrunFlag` = (LPUART\_STAT\_OR\_MASK), `kLPUART_NoiseErrorFlag` = (LPUART\_STAT\_NEIF\_MASK), `kLPUART_FramingErrorFlag`, `kLPUART_ParityErrorFlag` = (LPUART\_STAT\_PF\_MASK),  
`kLPUART_RxActiveEdgeFlag`, `kLPUART_RxActiveFlag` }  
*LPUART status flags.*

## Functions

### Initialization and deinitialization

- status\_t `LPUART_Init` (LPUART\_Type \*base, const `lpuart_config_t` \*config, `uint32_t` srcClock\_Hz)  
*Initializes an LPUART instance with the user configuration structure and the peripheral clock.*
- void `LPUART_Deinit` (LPUART\_Type \*base)  
*Deinitializes a LPUART instance.*
- void `LPUART_GetDefaultConfig` (`lpuart_config_t` \*config)  
*Gets the default configuration structure.*
- status\_t `LPUART_SetBaudRate` (LPUART\_Type \*base, `uint32_t` baudRate\_Bps, `uint32_t` srcClock\_Hz)  
*Sets the LPUART instance baudrate.*

### Status

- `uint32_t` `LPUART_GetStatusFlags` (LPUART\_Type \*base)  
*Gets LPUART status flags.*
- status\_t `LPUART_ClearStatusFlags` (LPUART\_Type \*base, `uint32_t` mask)  
*Clears status flags with a provided mask.*

### Interrupts

- void `LPUART_EnableInterrupts` (LPUART\_Type \*base, `uint32_t` mask)  
*Enables LPUART interrupts according to a provided mask.*
- void `LPUART_DisableInterrupts` (LPUART\_Type \*base, `uint32_t` mask)  
*Disables LPUART interrupts according to a provided mask.*
- `uint32_t` `LPUART_GetEnabledInterrupts` (LPUART\_Type \*base)  
*Gets enabled LPUART interrupts.*

### Bus Operations

- `uint32_t` `LPUART_GetInstance` (LPUART\_Type \*base)  
*Get the LPUART instance from peripheral base address.*
- static void `LPUART_EnableTx` (LPUART\_Type \*base, bool enable)

- *Enables or disables the LPUART transmitter.*
- static void [LPUART\\_EnableRx](#) (LPUART\_Type \*base, bool enable)
- *Enables or disables the LPUART receiver.*
- static void [LPUART\\_WriteByte](#) (LPUART\_Type \*base, [uint8\\_t](#) data)
- *Writes to the transmitter register.*
- static [uint8\\_t](#) [LPUART\\_ReadByte](#) (LPUART\_Type \*base)
- *Reads the receiver register.*
- status\_t [LPUART\\_WriteBlocking](#) (LPUART\_Type \*base, const [uint8\\_t](#) \*data, size\_t length)
- *Writes to the transmitter register using a blocking method.*
- status\_t [LPUART\\_ReadBlocking](#) (LPUART\_Type \*base, [uint8\\_t](#) \*data, size\_t length)
- *Reads the receiver data register using a blocking method.*

## Transactional

- void [LPUART\\_TransferCreateHandle](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_callback\\_t](#) callback, void \*userData)
- *Initializes the LPUART handle.*
- status\_t [LPUART\\_TransferSendNonBlocking](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer)
- *Transmits a buffer of data using the interrupt method.*
- void [LPUART\\_TransferStartRingBuffer](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [uint8\\_t](#) \*ringBuffer, size\_t ringBufferSize)
- *Sets up the RX ring buffer.*
- void [LPUART\\_TransferStopRingBuffer](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *Aborts the background transfer and uninstalls the ring buffer.*
- size\_t [LPUART\\_TransferGetRxRingBufferLength](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *Get the length of received data in RX ring buffer.*
- void [LPUART\\_TransferAbortSend](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *Aborts the interrupt-driven data transmit.*
- status\_t [LPUART\\_TransferGetSendCount](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [uint32\\_t](#) \*count)
- *Gets the number of bytes that have been sent out to bus.*
- status\_t [LPUART\\_TransferReceiveNonBlocking](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [lpuart\\_transfer\\_t](#) \*xfer, size\_t \*receivedBytes)
- *Receives a buffer of data using the interrupt method.*
- void [LPUART\\_TransferAbortReceive](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *Aborts the interrupt-driven data receiving.*
- status\_t [LPUART\\_TransferGetReceiveCount](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, [uint32\\_t](#) \*count)
- *Gets the number of bytes that have been received.*
- void [LPUART\\_TransferHandleIRQ](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *LPUART IRQ handle function.*
- void [LPUART\\_TransferHandleErrorIRQ](#) (LPUART\_Type \*base, lpuart\_handle\_t \*handle)
- *LPUART Error IRQ handle function.*

## 18.10 platform/drivers/pmic/fsl\_pmic.h File Reference

### Data Structures

- struct [pmic\\_version\\_t](#)
- *Structure for ID and Revision of PMIC.*



## Macros

- `#define i2c_error_flags`

## Typedefs

- typedef `uint8_t pmic_id_t`  
*This type is used to declare which PMIC to address.*

## Functions

- `status_t i2c_write_sub (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function is a simple write to an i2c register on the PMIC.*
- `status_t i2c_write (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function writes an i2c register on the PMIC device with clock management.*
- `status_t i2c_read_sub (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function is a simple read of an i2c register on the PMIC.*
- `status_t i2c_read (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function reads an i2c register on the PMIC device with clock management.*
- `status_t i2c_j1850_write (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function writes an i2c register on the PMIC device with j1850 CRC appended and clock management.*
- `status_t i2c_j1850_read (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`  
*This function reads an i2c register on the PMIC device with j1850 CRC and clock management.*
- `uint8_t pmic_get_device_id (uint8_t address)`  
*This function reads the register at address 0x0 for the Device ID.*

## 18.11 platform/drivers/pmic/pf100/fsl\_pf100.h File Reference

### Macros

#### Defines for `pf100_vol_regs_t`

- `#define SW1AB 0x20U`  
*Base register for SW1AB control.*
- `#define SW1C 0x2EU`  
*Base register for SW1C control.*
- `#define SW2 0x35U`  
*Base register for SW2 control.*
- `#define SW3A 0x3cU`  
*Base register for SW3A control.*
- `#define SW3B 0x43U`  
*Base register for SW3B control.*
- `#define SW4 0x4AU`  
*Base register for SW4 control.*
- `#define VGEN1 0x6CU`  
*Base register for VGEN1 control.*
- `#define VGEN2 0x6DU`

- *Base register for VGEN2 control.*
- #define **VGEN3** 0x6EU
- *Base register for VGEN3 control.*
- #define **VGEN4** 0x6FU
- *Base register for VGEN4 control.*
- #define **VGEN5** 0x70U
- *Base register for VGEN5 control.*
- #define **VGEN6** 0x71U
- *Base register for VGEN6 control.*

#### Defines for **sw\_pmic\_mode\_t**

- #define **SW\_MODE\_OFF\_STBY\_OFF** 0x0U  
*Normal Mode: OFF, Standby Mode: OFF*
- #define **SW\_MODE\_PWM\_STBY\_OFF** 0x1U  
*Normal Mode: PWM, Standby Mode: OFF*
- #define **SW\_MODE\_PFM\_STBY\_OFF** 0x3U  
*Normal Mode: PFM, Standby Mode: OFF*
- #define **SW\_MODE\_APS\_STBY\_OFF** 0x4U  
*Normal Mode: APS, Standby Mode: OFF*
- #define **SW\_MODE\_PWM\_STBY\_PWM** 0x5U  
*Normal Mode: PWM, Standby Mode: PWM*
- #define **SW\_MODE\_PWM\_STBY\_APS** 0x6U  
*Normal Mode: PWM, Standby Mode: APS*
- #define **SW\_MODE\_APS\_STBY\_APS** 0x8U  
*Normal Mode: APS, Standby Mode: APS*
- #define **SW\_MODE\_APS\_STBY\_PFM** 0xCU  
*Normal Mode: APS, Standby Mode: PFM*
- #define **SW\_MODE\_PWM\_STBY\_PFM** 0xDU  
*Normal Mode: PWM, Standby Mode: PFM*

#### Defines for **vgen\_pmic\_mode\_t**

- #define **VGEN\_MODE\_OFF** (0x0U << 4U)  
*VGEN always OFF.*
- #define **VGEN\_MODE\_ON** (0x1U << 4U)  
*VGEN always ON*
- #define **VGEN\_MODE\_STBY\_OFF** (0x3U << 4U)  
*VGEN Run: ON STBY: OFF.*
- #define **VGEN\_MODE\_LP** (0x5U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*
- #define **VGEN\_MODE\_LP2** (0x7U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*

**Defines for `sw_vmode_reg_t`**

- `#define SW_RUN_MODE 0U`  
*SW run mode voltage*
- `#define SW_STBY_MODE 1U`  
*SW standby mode voltage.*
- `#define SW_OFF_MODE 2U`  
*SW off/sleep mode voltage.*

**Typedefs**

- `typedef uint8_t pf100_vol_regs_t`  
*This type is used to indicate which register to address.*
- `typedef uint8_t sw_pmic_mode_t`  
*This type is used to indicate a switching regulator mode.*
- `typedef uint8_t vgen_pmic_mode_t`  
*This type is used to indicate a VGEN (LDO) regulator mode.*
- `typedef uint8_t sw_vmode_reg_t`  
*This type encodes which voltage mode register to set when calling `pf100_pmic_set_voltage()`.*

**Functions**

- `pmic_version_t pf100_get_pmic_version (pmic_id_t id)`  
*This function returns the device ID and revision for the PF100 PMIC.*
- `sc_err_t pf100_pmic_set_voltage (pmic_id_t id, uint32_t pmic_reg, uint32_t vol_mv, uint32_t mode_to_set)`  
*This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.*
- `sc_err_t pf100_pmic_get_voltage (pmic_id_t id, uint32_t pmic_reg, uint32_t *vol_mv, uint32_t mode_to_get)`  
*This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.*
- `sc_err_t pf100_pmic_set_mode (pmic_id_t id, uint32_t pmic_reg, uint32_t mode)`  
*This function sets the mode of the specified regulator.*
- `uint32_t pf100_get_pmic_temp (pmic_id_t id)`  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- `uint32_t pf100_set_pmic_temp_alarm (pmic_id_t id, uint32_t temp)`  
*This function sets the temp alarm for the PMIC in Celsius.*
- `sc_err_t pf100_pmic_register_access (pmic_id_t id, uint32_t address, sc_bool_t read_write, uint8_t *value)`
- `sc_bool_t pf100_pmic_irq_service (pmic_id_t id)`  
*This function services the interrupt for the temp alarm.*

## 18.12 platform/drivers/pmic/pf8100/fsl\_pf8100.h File Reference

### Macros

- #define **I2C\_WRITE** [i2c\\_write](#)
- #define **I2C\_READ** [i2c\\_read](#)

### Defines for pf8100\_vregs\_t

- #define **PF8100\_CTRL1** 0x37U  
*CTRL1 register of PF8100/PF8200.*
- #define **PF8100\_SW1** 0x4DU  
*Base register for SW1 regulator control.*
- #define **PF8100\_SW2** 0x55U  
*Base register for SW2 regulator control.*
- #define **PF8100\_SW3** 0x5DU  
*Base register for SW3 regulator control.*
- #define **PF8100\_SW4** 0x65U  
*Base register for SW4 regulator control.*
- #define **PF8100\_SW5** 0x6DU  
*Base register for SW5 regulator control.*
- #define **PF8100\_SW6** 0x75U  
*Base register for SW6 regulator control.*
- #define **PF8100\_SW7** 0x7DU  
*Base register for SW7 regulator control.*
- #define **PF8100\_LDO1** 0x85U  
*Base register for LDO1 regulator control.*
- #define **PF8100\_LDO2** 0x8BU  
*Base register for LDO2 regulator control.*
- #define **PF8100\_LDO3** 0x91U  
*Base register for LDO3 regulator control.*
- #define **PF8100\_LDO4** 0x97U  
*Base register for LDO4 regulator control.*

### Defines for sw\_mode\_t

- #define **SW\_RUN\_OFF** 0x0U  
*Run mode: OFF.*
- #define **SW\_RUN\_PWM** 0x1U  
*Run mode: PWM.*
- #define **SW\_RUN\_PFM** 0x2U  
*Run mode: PFM.*
- #define **SW\_RUN\_ASM** 0x3U  
*Run mode: ASM.*
- #define **SW\_STBY\_OFF** (0x0U << 2U)  
*Standby mode: OFF.*
- #define **SW\_STBY\_PWM** (0x1U << 2U)  
*Standby mode: PWM.*
- #define **SW\_STBY\_PFM** (0x2U << 2U)  
*Standby mode: PFM.*
- #define **SW\_STBY\_ASM** (0x3U << 2U)  
*Standby mode: ASM.*

**Defines for ldo\_mode\_t**

- #define `RUN_OFF_STBY_OFF` 0x0U  
*Run mode: OFF, Standby mode: OFF.*
- #define `RUN_OFF_STBY_EN` 0x1U  
*Run mode: OFF, Standby mode: ON*
- #define `RUN_EN_STBY_OFF` 0x2U  
*Run mode: ON, Standby mode: OFF.*
- #define `RUN_EN_STBY_EN` 0x3U  
*Run mode: ON, Standby mode: ON*
- #define `VSELECT_EN` 0x8U  
*Enable VSELECT input pin for LDO 2 only.*

**Defines for vmode\_reg\_t**

- #define `REG_STBY_MODE` 0U
- #define `REG_RUN_MODE` 1U

**Typedefs**

- typedef `uint8_t pf8100_vregs_t`  
*This type is used to indicate which register to address.*
- typedef `uint8_t sw_mode_t`  
*This type is used to indicate a switching regulator mode.*
- typedef `uint8_t ldo_mode_t`  
*This type is used to indicate an LDO regulator mode.*
- typedef `uint8_t vmode_reg_t`  
*This type is used to indicate a Switching regulator voltage setpoint.*

**Functions**

- `pmic_version_t pf8100_get_pmic_version (pmic_id_t id)`  
*This function returns the device ID and revision for the PF8100 PMIC.*
- `sc_err_t pf8100_pmic_set_voltage (pmic_id_t id, uint32_t pmic_reg, uint32_t vol_mv, uint32_t mode_to_set)`  
*This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.*
- `sc_err_t pf8100_pmic_get_voltage (pmic_id_t id, uint32_t pmic_reg, uint32_t *vol_mv, uint32_t mode_to_get)`  
*This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.*
- `sc_err_t pf8100_pmic_set_mode (pmic_id_t id, uint32_t pmic_reg, uint32_t mode)`  
*This function sets the mode of the specified regulator.*
- `sc_err_t pf8100_pmic_get_mode (pmic_id_t id, uint32_t pmic_reg, uint32_t *mode)`  
*This function gets the mode of the specified regulator.*
- `uint32_t pf8100_get_pmic_temp (pmic_id_t id)`  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- `uint32_t pf8100_set_pmic_temp_alarm (pmic_id_t id, uint32_t temp)`  
*This function sets the temp alarm for the PMIC in Celsius.*
- `sc_err_t pf8100_pmic_register_access (pmic_id_t id, uint32_t address, sc_bool_t read_write, uint8_t *value)`

- [sc\\_bool\\_t pf8100\\_pmic\\_irq\\_service](#) ([pmic\\_id\\_t](#) id)  
*This function services the interrupt for the temp alarm.*
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_enable](#) ([pmic\\_id\\_t](#) id, [sc\\_bool\\_t](#) wd\_en, [sc\\_bool\\_t](#) stby\_en, [sc\\_bool\\_t](#) wdi\_stby↔\_active)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_disable](#) ([pmic\\_id\\_t](#) id, [sc\\_bool\\_t](#) wd\_dis, [sc\\_bool\\_t](#) stby\_en, [sc\\_bool\\_t](#) wdi\_stby↔\_active)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_set\\_timeout](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) \*timeout)
- [sc\\_err\\_t pf8100\\_pmic\\_wdog\\_service](#) ([pmic\\_id\\_t](#) id)

## 18.13 platform/drivers/rgpio/fsl\_rgpio.h File Reference

### Data Structures

- struct [rgpio\\_pin\\_config\\_t](#)  
*The RGPIO pin configuration structure.*

### Macros

#### Driver version

- #define [FSL\\_RGPIODRIVER\\_VERSION](#) (MAKE\_VERSION(2, 0, 2))  
*RGPIO driver version 2.0.2.*

### Enumerations

- enum [rgpio\\_pin\\_direction\\_t](#) { [kRGPIO\\_DigitalInput](#) = 0U, [kRGPIO\\_DigitalOutput](#) = 1U }  
*RGPIO direction definition.*

### Functions

#### RGPIO Configuration

- void [RGPIO\\_PinInit](#) ([RGPIO\\_Type](#) \*base, [uint32\\_t](#) pin, const [rgpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a RGPIO pin used by the board.*
- [uint32\\_t](#) [RGPIO\\_GetInstance](#) ([RGPIO\\_Type](#) \*base)  
*Gets the RGPIO instance according to the RGPIO base.*

#### RGPIO Output Operations

- static void [RGPIO\\_PinWrite](#) ([RGPIO\\_Type](#) \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple RGPIO pins to the logic 1 or 0.*
- static void [RGPIO\\_WritePinOutput](#) ([RGPIO\\_Type](#) \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple RGPIO pins to the logic 1 or 0.*
- static void [RGPIO\\_PortSet](#) ([RGPIO\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 1.*
- static void [RGPIO\\_SetPinsOutput](#) ([RGPIO\\_Type](#) \*base, [uint32\\_t](#) mask)

- static void [RGPIO\\_PortClear](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 1.*
- static void [RGPIO\\_ClearPinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 0.*
- static void [RGPIO\\_PortToggle](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple RGPIO pins to the logic 0.*
- static void [RGPIO\\_TogglePinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple RGPIO pins.*
- static void [RGPIO\\_TogglePinsOutput](#) (RGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple RGPIO pins.*

### RGPIO Input Operations

- static [uint32\\_t](#) [RGPIO\\_PinRead](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the RGPIO port.*
- static [uint32\\_t](#) [RGPIO\\_ReadPinInput](#) (RGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the RGPIO port.*

### FGPIO Configuration

- void [FGPIO\\_PinInit](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, const [rgpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a FGPIO pin used by the board.*
- [uint32\\_t](#) [FGPIO\\_GetInstance](#) (FGPIO\_Type \*base)  
*Gets the FGPIO instance according to the RGPIO base.*

### FGPIO Output Operations

- static void [FGPIO\\_PinWrite](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple FGPIO pins to the logic 1 or 0.*
- static void [FGPIO\\_WritePinOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the multiple FGPIO pins to the logic 1 or 0.*
- static void [FGPIO\\_PortSet](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 1.*
- static void [FGPIO\\_SetPinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 1.*
- static void [FGPIO\\_PortClear](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 0.*
- static void [FGPIO\\_ClearPinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple FGPIO pins to the logic 0.*
- static void [FGPIO\\_PortToggle](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple FGPIO pins.*
- static void [FGPIO\\_TogglePinsOutput](#) (FGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple FGPIO pins.*

### FGPIO Input Operations

- static [uint32\\_t](#) [FGPIO\\_PinRead](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the FGPIO port.*
- static [uint32\\_t](#) [FGPIO\\_ReadPinInput](#) (FGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the FGPIO port.*

## 18.14 platform/drivers/seco/fsl\_seco.h File Reference

### Macros

#### Defines for seco\_lifecycle\_t

- #define [SECO\\_LIFECYCLE\\_DEFAULT](#) BIT(0)  
*Default fab mode (early\_fuses\_pgrm not blown)*
- #define [SECO\\_LIFECYCLE\\_FAB](#) BIT(1)  
*Fab mode.*
- #define [SECO\\_LIFECYCLE\\_NO\\_SECRETS](#) BIT(2)  
*No secrets.*
- #define [SECO\\_LIFECYCLE\\_SECRETS](#) BIT(3)  
*With Secrets.*
- #define [SECO\\_LIFECYCLE\\_SC\\_FW\\_CLSD](#) BIT(4)  
*SCU FW Closed.*
- #define [SECO\\_LIFECYCLE\\_SECO\\_FW\\_CLSD](#) BIT(5)  
*SECO FW Closed.*
- #define [SECO\\_LIFECYCLE\\_CLOSED](#) BIT(6)  
*Closed.*
- #define [SECO\\_LIFECYCLE\\_CLOSED\\_FW](#) BIT(7)  
*Closed with FW.*
- #define [SECO\\_LIFECYCLE\\_PART\\_RTN](#) BIT(8),  
*Partial field return.*
- #define [SECO\\_LIFECYCLE\\_RTN](#) BIT(9)  
*Field return.*
- #define [SECO\\_LIFECYCLE\\_NO\\_RTN](#) BIT(10)  
*No Return.*

#### Defines for seco\_snvs\_id\_t

- #define [AHAB\\_SNVS\\_ID\\_INIT](#) 0x00U  
*Init SNVS.*
- #define [AHAB\\_SNVS\\_ID\\_POWER\\_OFF](#) 0x01U  
*Power off the system.*
- #define [AHAB\\_SNVS\\_ID\\_SRTC](#) 0x02U  
*R/W the SRTC.*
- #define [AHAB\\_SNVS\\_ID\\_SRTC\\_CALB](#) 0x03U  
*R/W the SRTC calibration.*
- #define [AHAB\\_SNVS\\_ID\\_SRTC\\_ALRM](#) 0x04U  
*R/W the SRTC alarm.*
- #define [AHAB\\_SNVS\\_ID\\_RTC](#) 0x05U  
*R/W the RTC.*
- #define [AHAB\\_SNVS\\_ID\\_RTC\\_CALB](#) 0x06U  
*R/W the RTC calibration.*
- #define [AHAB\\_SNVS\\_ID\\_RTC\\_ALRM](#) 0x07U  
*R/W the RTC alarm.*
- #define [AHAB\\_SNVS\\_ID\\_BTN\\_CONFIG](#) 0x08U  
*R/W the button configuration.*
- #define [AHAB\\_SNVS\\_ID\\_BTN\\_MASK](#) 0x09U  
*R/W the button mask.*
- #define [AHAB\\_SNVS\\_ID\\_BTN](#) 0x0AU  
*R/W the button state.*



- #define [AHAB\\_SNVS\\_ID\\_BTN\\_CLEAR](#) 0x0BU  
*Clear the button IRQ.*
- #define [AHAB\\_SNVS\\_ID\\_SSM\\_STATE](#) 0x0CU  
*Read the SSM state.*
- #define [AHAB\\_SNVS\\_ID\\_BTN\\_TIME](#) 0x0DU  
*R/W the button time parameters.*
- #define [AHAB\\_SNVS\\_ID\\_WAKE\\_UP\\_IT](#) 0x0EU  
*Clear the wake IRQ.*

#### Defines for SNVS access

- #define [SECO\\_SNVS\\_READ](#) 0U  
*SNVS read operation.*
- #define [SECO\\_SNVS\\_WRITE](#) 1U  
*SNVS write operation.*

#### Macros for version parsing

- #define [SECO\\_PROD\\_VER](#)(X) (((X) >> 16) & 0x7FFFUL)  
*Extract SECO production ver.*
- #define [SECO\\_MAJOR\\_VER](#)(X) (((X) >> 4) & 0xFFFFUL)  
*Extract SECO major ver.*
- #define [SECO\\_MINOR\\_VER](#)(X) ((X) & 0xFUL)  
*Extract SECO minor ver.*

#### Defines for V2X state

- #define [V2X\\_STATE\\_AUTH\\_RX](#) 0x01U  
*Authentication request received.*
- #define [V2X\\_STATE\\_PROV\\_NORMAL](#) 0x02U  
*Provisioned successfully in normal mode.*
- #define [V2X\\_STATE\\_PROV\\_DEBUG](#) 0x04U  
*Provisioned successfully in debug mode.*
- #define [V2X\\_STATE\\_AUTH\\_IP](#) 0x08U  
*Authentication on going.*
- #define [V2X\\_STATE\\_AUTH\\_SUCCESS](#) 0x10U  
*Authentication success.*
- #define [V2X\\_STATE\\_AUTH\\_FAIL](#) 0x20U  
*Authentication failure.*
- #define [V2X\\_STATE\\_CRYPTODIS](#) 0x40U  
*Crypto accelerators disabled.*
- #define [V2X\\_STATE\\_HOLD\\_EN](#) 0x80U  
*V2X provisioning on hold.*

#### Typedefs

- typedef [uint16\\_t](#) [seco\\_lifecycle\\_t](#)  
*This type is used to return the lifecycle.*
- typedef [uint8\\_t](#) [seco\\_snvs\\_id\\_t](#)  
*This type is used to indicate the ID of anSNVS register to access.*

## Functions

### Initialization Functions

- void [SECO\\_Init](#) (boot\_phase\_t phase)  
*This function initializes the SECO driver.*
- void [SECO\\_CAAM\\_Config](#) (uint16\_t master, sc\_bool\_t lock, sc\_rm\_spa\_t sa, sc\_rm\_did\_t did, sc\_rm\_sid\_t sid)  
*This function configures the CAAM MP.*
- void [SECO\\_ClearCache](#) (void)  
*This function clears the CAAM MP cache.*
- void [SECO\\_MU\\_Config](#) (uint8\_t mu, sc\_rm\_spa\_t sa, sc\_rm\_did\_t did)  
*This function configures MU ownership.*
- uint16\_t [SECO\\_SetMonoCounterPartition](#) (uint16\_t she)  
*This function partitions the monotonic counter.*
- uint32\_t [SECO\\_SetFipsMode](#) (uint8\_t mode)  
*This function configures the SECO in FIPS mode.*

### Power Mangement Functions

- void [SECO\\_Power](#) (sc\_sub\_t ss, uint32\_t inst, sc\_bool\_t up)  
*This function notifies SECO that a subsystem power state has changed.*
- void [SECO\\_CAAM\\_PowerDown](#) (void)  
*This function notifies SECO that CAAM is powering down.*
- void [SECO\\_EnterLPM](#) (void)  
*This function notifies SECO the system is entering low power mode.*
- void [SECO\\_ExitLPM](#) (void)  
*This function notifies SECO the system is has exited low power mode.*

### Image Functions

- void [SECO\\_Image\\_Load](#) (sc\_faddr\_t addr\_src, sc\_faddr\_t addr\_dst, uint32\_t len, sc\_bool\_t fw)  
*This function loads a SECO image.*
- void [SECO\\_Authenticate](#) (sc\_seco\_auth\_cmd\_t cmd, sc\_faddr\_t addr, uint32\_t mask1, uint32\_t mask2)  
*This function is used to authenticate a SECO image or command.*

### Lifecycle Functions

- [seco\\_lifecycle\\_t](#) [SECO\\_Get\\_Lifecycle](#) (void)  
*This function is used get the lifecycle from the ADM.*
- void [SECO\\_ForwardLifecycle](#) (uint32\_t change)  
*This function updates the lifecycle of the device.*
- void [SECO\\_ReturnLifecycle](#) (sc\_faddr\_t addr)  
*This function updates the lifecycle to one of the return lifecycles.*
- void [SECO\\_Commit](#) (uint32\_t \*info)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

### Attestation Functions

- void [SECO\\_AttestMode](#) (uint32\_t mode)  
*This function is used to set the attestation mode.*

- void [SECO\\_Attest](#) (uint64\_t nonce)  
*This function is used to request atestation.*
- void [SECO\\_GetAttestPublicKey](#) (sc\_faddr\_t addr)  
*This function is used to retrieve the attestation public key.*
- void [SECO\\_GetAttestSign](#) (sc\_faddr\_t addr)  
*This function is used to retrieve attestation signature and parameters.*
- void [SECO\\_AttestVerify](#) (sc\_faddr\_t addr)  
*This function is used to verify attestation.*

### Key Functions

- void [SECO\\_GenKeyBlob](#) (uint32\_t id, sc\_faddr\_t load\_addr, sc\_faddr\_t export\_addr, uint16\_t max\_size)  
*This function is used to generate a SECO key blob.*
- void [SECO\\_LoadKey](#) (uint32\_t id, sc\_faddr\_t addr)  
*This function is used to load a SECO key.*

### Manufacturing Protection Functions

- void [SECO\\_GetMPKey](#) (sc\_faddr\_t dst\_addr, uint16\_t dst\_size)  
*This function is used to get the manufacturing protection public key.*
- void [SECO\\_UpdateMPMR](#) (sc\_faddr\_t addr, uint8\_t size, uint8\_t lock)  
*This function is used to update the manufacturing protection message register.*
- void [SECO\\_GetMPSign](#) (sc\_faddr\_t msg\_addr, uint16\_t msg\_size, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)  
*This function is used to get the manufacturing protection signature.*

### V2X Functions

- uint8\_t [SECO\\_V2X\\_Forward](#) (uint32\_t \*buf)  
*This function is used to forward a message received from V2X.*
- void [SECO\\_V2X\\_Ping](#) (void)  
*This function sends a ping to V2X through SECO.*
- void [SECO\\_V2X\\_Hold](#) (uint32\_t hold\_value)  
*This function is used to set a control variable indicating whether or not the configuration of the V2X must be done as soon as possible or should be delayed and left under the control of the SCU.*
- void [SECO\\_V2X\\_Provision](#) (uint32\_t provision\_mode)  
*This function is used to provision the V2X either in "normal" mode or in "debug" mode.*
- uint32\_t [SECO\\_V2X\\_GetState](#) (uint32\_t \*req\_status)  
*This function returns the v2x\_state (provisioned, successfully authenticated, etc.).*

### Debug Functions

- void [SECO\\_Version](#) (uint32\_t \*version, uint32\_t \*commit, sc\_bool\_t \*dirty)  
*This function is used to return the SECO FW build info.*
- void [SECO\\_ChipInfo](#) (uint16\_t \*lc, uint16\_t \*monotonic, uint32\_t \*uid\_l, uint32\_t \*uid\_h)  
*This function is used to return SECO chip info.*
- void [SECO\\_AttachDebug](#) (void)  
*This function notifies SECO that a JTAG connection has been made.*
- void [SECO\\_EnableDebug](#) (sc\_faddr\_t addr)  
*This function securely enables debug.*
- uint32\_t [SECO\\_GetEvent](#) (uint8\_t idx)  
*This function is used to return an event from the SECO error log.*
- void [SECO\\_DumpDebug](#) (void)

*This function dumps low-level SECO debug info to the SCU debug UART.*

- `uint32_t SECO_ErrNumber` (void)

*This function return the internal SECO error number returned by the last SECO function call.*

### Miscellaneous Functions

- void `SECO_Ping` (void)

*This function sends a ping to SECO.*

- void `SECO_KickWdog` (void)

*This function sends a a message to SECO to service the 24H watchdog.*

- void `SECO_WriteFuse` (uint32\_t word, uint32\_t val)

*This function writes a given fuse word index.*

- void `SECO_SecureWriteFuse` (sc\_faddr\_t addr)

*This function securely writes a group of fuse words.*

- void `SECO_ScuPatch` (sc\_faddr\_t addr)

*This function applies a patch.*

- `sc_seco_rng_stat_t SECO_StartRNG` (void)

*This function starts the random number generator.*

- void `SECO_SABSignedMesg` (sc\_faddr\_t addr)

*This function is used to send a generic signed message to the SECO SHE/HSM components.*

### SNVS Functions

- void `SECO_WriteSNVS` (seco\_snvs\_id\_t id, uint32\_t val)

*This function write an SNVS parameter.*

- `uint32_t SECO_ReadSNVS` (seco\_snvs\_id\_t id)

*This function reads an SNVS parameter.*

- void `SECO_ManageSNVS` (uint8\_t id, uint8\_t access, uint32\_t \*val, uint8\_t size)

*This function is used to manage the SNVS.*

- void `SECO_ManageSNVS_DGO` (uint8\_t id, uint8\_t access, uint32\_t \*val)

*This function is used to manage the SNVS DGO.*

### Variables

- `sc_err_t seco_err`

*SECO error return.*

## 18.15 platform/drivers/snvs/fsl\_snvs.h File Reference

### Macros

#### Defines for snvs\_btn\_config\_t

*Used to configure which feature of the button (BTN) input signal constitutes "active".*

*BTN\_CONFIG field in the SNVS\_HP regiser. See the SNVS section of the SRM.*

- #define `SNVS_DRV_BTN_CONFIG_ACTIVELOW` 0U

*Button signal is active low.*

- #define `SNVS_DRV_BTN_CONFIG_ACTIVEHIGH` 1U

*Button signal is active high.*

- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_RISINGEDGE](#) 2U  
*Button signal is active on the rising edge.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_FALLINGEDGE](#) 3U  
*Button signal is active on the falling edge.*
- #define [SNVS\\_DRV\\_BTN\\_CONFIG\\_ANYEDGE](#) 4U  
*Button signal is active on any edge.*

#### **Defines for snvs\_btn\_on\_time\_t**

Used to configure the period of time after BTN is asserted before SoC power is turned on.

ON\_TIME field in the SNVS\_LP regsiter. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_ON\\_50MS](#) 0U  
*500 msec off->on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_100MS](#) 1U  
*50 msec off->on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_500MS](#) 2U  
*100 msec off->on transition time*
- #define [SNVS\\_DRV\\_BTN\\_ON\\_0MS](#) 3U  
*0 msec off->on transition time*

#### **Defines for snvs\_btn\_debounce\_t**

Use to configure the amount of debounce time for the BTN input signal.

DEBOUNCE field in the SNVS\_LP regsiter. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_50MS](#) 0U  
*50 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_100MS](#) 1U  
*100 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_500MS](#) 2U  
*500 msec debounce*
- #define [SNVS\\_DRV\\_BTN\\_DEBOUNCE\\_0MS](#) 3U  
*0 msec debounce*

#### **Defines for snvs\_btn\_press\_time\_t**

Used to configure the button press time out values for the PMIC logic.

BTN\_PRESS\_TIME field in the SNVS\_LP regsiter. See the SNVS section of the SRM.

- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_5S](#) 0U  
*5 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_10S](#) 1U  
*10 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_15S](#) 2U  
*15 secs*
- #define [SNVS\\_DRV\\_BTN\\_PRESS\\_OFF](#) 3U  
*Long press disabled.*

## Typedefs

- typedef [uint8\\_t snvs\\_btn\\_config\\_t](#)  
*This type is used configure the button active state.*
- typedef [uint8\\_t snvs\\_btn\\_on\\_time\\_t](#)  
*This type is used configure the button on time.*
- typedef [uint8\\_t snvs\\_btn\\_debounce\\_t](#)  
*This type is used configure the button debounce time.*
- typedef [uint8\\_t snvs\\_btn\\_press\\_time\\_t](#)  
*This type is used configure the button press time.*

## Functions

### Initialization Functions

- void [SNVS\\_Init](#) (boot\_phase\_t phase)  
*Initialize SNVS driver.*

## SRTC Functions

- [sc\\_err\\_t snvs\\_err](#)  
*SNVS error return.*
- void [SNVS\\_PowerOff](#) (void)  
*Power off system.*
- void [SNVS\\_SetSecureRtc](#) (uint32\_t seconds)  
*Set the secure RTC.*
- void [SNVS\\_GetSecureRtc](#) (uint32\_t \*seconds)  
*Get the secure RTC.*
- void [SNVS\\_SetSecureRtcCalb](#) (int8\_t count)  
*Set the secure RTC calibration value.*
- void [SNVS\\_GetSecureRtcCalb](#) (int8\_t \*count)  
*Get the secure RTC calibration value.*
- void [SNVS\\_SetSecureRtcAlarm](#) (uint32\_t seconds)  
*Set secure RTC alarm.*
- void [SNVS\\_GetSecureRtcAlarm](#) (uint32\_t \*seconds)  
*Get secure RTC alarm.*
- void [SNVS\\_SetRtc](#) (uint32\_t seconds)  
*Set the RTC.*
- void [SNVS\\_GetRtc](#) (uint32\_t \*seconds)  
*Get the RTC.*
- void [SNVS\\_SetRtcCalb](#) (int8\_t count)  
*Set the RTC calibration value.*
- void [SNVS\\_SetRtcAlarm](#) (uint32\_t seconds)  
*Set RTC alarm.*
- void [SNVS\\_GetRtcAlarm](#) (uint32\_t \*seconds)  
*Get RTC alarm.*

- void [SNVS\\_ConfigButton](#) ([snvs\\_btn\\_config\\_t](#) config, [sc\\_bool\\_t](#) enable)  
*Configure the ON/OFF button.*
- void [SNVS\\_ButtonTime](#) ([snvs\\_btn\\_on\\_time\\_t](#) on, [snvs\\_btn\\_debounce\\_t](#) debounce, [snvs\\_btn\\_press\\_time\\_t](#) press)  
*Configure the ON/OFF button timing parameters.*
- [sc\\_bool\\_t](#) [SNVS\\_GetButtonStatus](#) (void)  
*Get button status.*
- void [SNVS\\_ClearButtonIRQ](#) (void)  
*Clear button IRQ.*
- void [SNVS\\_EnterLPM](#) (void)  
*Enter low power mode.*
- void [SNVS\\_ExitLPM](#) (void)  
*Exit low power mode.*
- [uint32\\_t](#) [SNVS\\_GetState](#) (void)  
*Get the SNVS System Security Monitor State (SSM).*
- void [SNVS\\_SecurityViolation\\_Enable](#) (void)  
*Enable SNVS Security Violation Interrupt.*
- void [SNVS\\_SecurityViolation\\_IRQHandler](#) (void)  
*SNVS security violation IRQ handler.*
- void [SNVS\\_PowerOff\\_IRQHandler](#) (void)  
*SNVS power off IRQ handler.*
- [uint32\\_t](#) [SNVS\\_ReadGP](#) ([uint8\\_t](#) idx)  
*Read a GP register.*
- void [SNVS\\_WriteGP](#) ([uint8\\_t](#) idx, [uint32\\_t](#) val)  
*Write a GP register.*
- void [SNVS\\_SecVio](#) ([uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data0, [uint32\\_t](#) \*data1, [uint32\\_t](#) \*data2, [uint32\\_t](#) \*data3, [uint32\\_t](#) \*data4, [uint8\\_t](#) size)  
*Manage security violation and tamper.*
- void [SNVS\\_SecVioDgo](#) ([uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data)  
*Manage security violation and tamper of DGO.*
- void [SNVS\\_IncTime](#) ([uint32\\_t](#) secs)  
*Simulation function to increment time.*

## 18.16 platform/drivers/wdog32/fsl\_wdog32.h File Reference

### Data Structures

- struct [wdog32\\_work\\_mode\\_t](#)  
*Defines WDOG32 work mode.*
- struct [wdog32\\_config\\_t](#)  
*Describes WDOG32 configuration structure.*

## Macros

### Unlock sequence

- #define `WDOG_FIRST_WORD_OF_UNLOCK` (`WDOG_UPDATE_KEY & 0xFFFFU`)  
*First word of unlock sequence.*
- #define `WDOG_SECOND_WORD_OF_UNLOCK` (`((WDOG_UPDATE_KEY >> 16U) & 0xFFFFU)`)  
*Second word of unlock sequence.*

### Refresh sequence

- #define `WDOG_FIRST_WORD_OF_REFRESH` (`WDOG_REFRESH_KEY & 0xFFFFU`)  
*First word of refresh sequence.*
- #define `WDOG_SECOND_WORD_OF_REFRESH` (`((WDOG_REFRESH_KEY >> 16U) & 0xFFFFU)`)  
*Second word of refresh sequence.*

### Driver version

- #define `FSL_WDOG32_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*WDOG32 driver version.*

## Enumerations

- enum `wdog32_clock_source_t` { `kWDOG32_ClockSource0` = 0U, `kWDOG32_ClockSource1` = 1U, `kWDOG32_ClockSource2` = 2U, `kWDOG32_ClockSource3` = 3U }  
*Describes WDOG32 clock source.*
- enum `wdog32_clock_prescaler_t` { `kWDOG32_ClockPrescalerDivide1` = 0x0U, `kWDOG32_ClockPrescalerDivide256` = 0x1U }  
*Describes the selection of the clock prescaler.*
- enum `wdog32_test_mode_t` { `kWDOG32_TestModeDisabled` = 0U, `kWDOG32_UserModeEnabled` = 1U, `kWDOG32_LowByteTest` = 2U, `kWDOG32_HighByteTest` = 3U }  
*Describes WDOG32 test mode.*
- enum `_wdog32_interrupt_enable_t` { `kWDOG32_InterruptEnable` = `WDOG_CS_INT_MASK` }  
*WDOG32 interrupt configuration structure.*
- enum `_wdog32_status_flags_t` { `kWDOG32_RunningFlag` = `WDOG_CS_EN_MASK`, `kWDOG32_InterruptFlag` = `WDOG_CS_FLG_MASK` }  
*WDOG32 status flags.*

## Functions

### WDOG32 Initialization and De-initialization

- void `WDOG32_GetDefaultConfig` (`wdog32_config_t` \*config)  
*Initializes the WDOG32 configuration structure.*
- `AT_QUICKACCESS_SECTION_CODE` (void `WDOG32_Init`(`WDOG_Type` \*base, const `wdog32_config_t` \*config))  
*Initializes the WDOG32 module.*
- void `WDOG32_Deinit` (`WDOG_Type` \*base)  
*De-initializes the WDOG32 module.*



**WDOG32 functional Operation**

- static void [WDOG32\\_Enable](#) (WDOG\_Type \*base)  
*Enables the WDOG32 module.*
- static void [WDOG32\\_Disable](#) (WDOG\_Type \*base)  
*Disables the WDOG32 module.*
- static void [WDOG32\\_EnableInterrupts](#) (WDOG\_Type \*base, uint32\_t mask)  
*Enables the WDOG32 interrupt.*
- static void [WDOG32\\_DisableInterrupts](#) (WDOG\_Type \*base, uint32\_t mask)  
*Disables the WDOG32 interrupt.*
- static uint32\_t [WDOG32\\_GetStatusFlags](#) (WDOG\_Type \*base)  
*Gets the WDOG32 all status flags.*
- [AT\\_QUICKACCESS\\_SECTION\\_CODE](#) (void WDOG32\_ClearStatusFlags(WDOG\_Type \*base, uint32\_t mask))  
*Clears the WDOG32 flag.*
- static void [WDOG32\\_SetTimeoutValue](#) (WDOG\_Type \*base, uint16\_t timeoutCount)  
*Sets the WDOG32 timeout value.*
- static void [WDOG32\\_SetWindowValue](#) (WDOG\_Type \*base, uint16\_t windowValue)  
*Sets the WDOG32 window value.*
- static void [WDOG32\\_Unlock](#) (WDOG\_Type \*base)  
*Unlocks the WDOG32 register written.*
- static void [WDOG32\\_Refresh](#) (WDOG\_Type \*base)  
*Refreshes the WDOG32 timer.*
- static uint16\_t [WDOG32\\_GetCounterValue](#) (WDOG\_Type \*base)  
*Gets the WDOG32 counter value.*

**18.17 platform/main/board.h File Reference**

Header file containing the board API.

**Macros**

- #define [BOARD\\_PARM\\_RTN\\_NOT\\_USED](#) 0U  
*Feature not used.*
- #define [BOARD\\_PARM\\_RTN\\_USED](#) 1U  
*Feature used.*
- #define [BOARD\\_PARM\\_RTN\\_EXTERNAL](#) 2U  
*Return value for BOARD\_PARM\_PCIE\_PLL.*
- #define [BOARD\\_PARM\\_RTN\\_INTERNAL](#) 3U  
*Return value for BOARD\_PARM\_PCIE\_PLL.*
- #define [BOARD\\_PARM\\_RTN\\_INTERNAL\\_DPLL](#) 4U  
*Return value for BOARD\_PARM\_PCIE\_PLL (DXL only)*
- #define [BOARD\\_PARM\\_RTN\\_DPLL\\_SS\\_0\\_5](#) 0U  
*0.5% spread of PCIE DPLL frequency.*
- #define [BOARD\\_PARM\\_RTN\\_DPLL\\_SS\\_1](#) 1U  
*1% spread of PCIE DPLL frequency.*
- #define [BOARD\\_PARM\\_RTN\\_DPLL\\_SS\\_1\\_5](#) 2U  
*1.5% spread of PCIE DPLL frequency.*
- #define [BOARD\\_PARM\\_RTN\\_DPLL\\_SS\\_2](#) 3U

*2% spread of PCIE DPLL frequency.*

- #define `BOARD_PARM_RTN_VDD_MEMC_NOM` 0U  
*MEMC Nominal.*
- #define `BOARD_PARM_RTN_VDD_MEMC_OD` 1U  
*MEMC Overdrive.*
- #define `BOARD_PARM_KS1_RETENTION_DISABLE` 0U  
*Disable retention during KS1.*
- #define `BOARD_PARM_KS1_RETENTION_ENABLE` 1U  
*Enable retention during KS1.*
- #define `BOARD_PARM_KS1_ONOFF_WAKE_DISABLE` 0U  
*Disable ONOFF wakeup during KS1.*
- #define `BOARD_PARM_KS1_ONOFF_WAKE_ENABLE` 1U  
*Enable ONOFF wakeup during KS1.*
- #define `BOARD_PARM_KS1_WDOG_WAKE_ENABLE` 0U  
*Enable SC WDOG service during KS1 (required for ON\_OFF wakeup on some devices)*
- #define `BOARD_PARM_KS1_WDOG_WAKE_DISABLE` 1U  
*Disable SC WDOG service during KS1 (SC WDOG disabled during KS1)*
- #define `BOARD_PARM_SSC_N_0P4` 4U  
*Return 0.4% fspread for PLL spread spectrum.*
- #define `BOARD_PARM_SSC_N_1P0` 10U  
*Return 1.0% fspread for PLL spread spectrum.*
- #define `BOARD_PARM_SSC_N_1P4` 14U  
*Return 1.4% fspread for PLL spread spectrum.*
- #define `BOARD_PARM_SSC_N_2P0` 20U  
*Return 2.0% fspread for PLL spread spectrum.*
- #define `BRD_ERR(X)`  
*Macro for debug of board calls.*

### Macros for DCD processing

- #define `DATA4(A, V) *((volatile uint32_t*)(A)) = U32(V)`
- #define `SET_BIT4(A, V) *((volatile uint32_t*)(A)) |= U32(V)`
- #define `CLR_BIT4(A, V) *((volatile uint32_t*)(A)) &= ~(U32(V))`
- #define `CHECK_BITS_SET4(A, M)`
- #define `CHECK_BITS_CLR4(A, M)`
- #define `CHECK_ANY_BIT_SET4(A, M)`
- #define `CHECK_ANY_BIT_CLR4(A, M)`

### Typedefs

- typedef `uint32_t board_parm_rtn_t`  
*Board config parameter returns.*

## Enumerations

- enum `board_parm_t` {  
`BOARD_PARM_PCIE_PLL` = 0, `BOARD_PARM_KS1_RESUME_USEC` = 1, `BOARD_PARM_KS1_RETENTION`  
= 2, `BOARD_PARM_KS1_ONOFF_WAKE` = 3,  
`BOARD_PARM_REBOOT_TIME` = 4, `BOARD_PARM_DC0_PLL0_SSC` = 5, `BOARD_PARM_DC0_PLL1_SSC`  
= 6, `BOARD_PARM_DC1_PLL0_SSC` = 7,  
`BOARD_PARM_DC1_PLL1_SSC` = 8, `BOARD_PARM_ISI_PIX_FREQ` = 9, `BOARD_PARM_VDD_MEMC` = 10,  
`BOARD_PARM_KS1_WDOG_WAKE` = 11,  
`BOARD_PARM_PCIE_DPLL_SS` = 12 }  
*Board config parameter types.*
- enum `sc_bfault_t` {  
`BOARD_BFAULT_COMMON` = 0, `BOARD_BFAULT_CPU` = 1, `BOARD_BFAULT_EXIT` = 2, `BOARD_BFAULT_DDR_RET`  
= 3,  
`BOARD_BFAULT_REBOOT` = 4, `BOARD_BFAULT_BAD_CONTAINER` = 5, `BOARD_BFAULT_BRD_FAIL` = 6,  
`BOARD_BFAULT_TEST_FAIL` = 7,  
`BOARD_BFAULT_DDR_INIT_FAIL` = 8 }  
*Board fault types.*
- enum `board_reboot_to_t` { `BOARD_REBOOT_TO_NONE` = 0, `BOARD_REBOOT_TO_FORCE` = 1,  
`BOARD_REBOOT_TO_FAULT` = 2 }  
*Board reboot timeout actions.*
- enum `board_cpu_rst_ev_t` { `BOARD_CPU_RESET_SELF` = 0, `BOARD_CPU_RESET_WDOG` = 1, `BOARD_CPU_RESET_LOCKUP` = 2, `BOARD_CPU_RESET_MEM_ERR` = 3 }  
*Board reset event types for CPUs.*
- enum `board_ddr_action_t` {  
`BOARD_DDR_COLD_INIT` = 0, `BOARD_DDR_PERIODIC` = 1, `BOARD_DDR_SR_DRC_ON_ENTER` = 2,  
`BOARD_DDR_SR_DRC_ON_EXIT` = 3,  
`BOARD_DDR_SR_DRC_OFF_ENTER` = 4, `BOARD_DDR_SR_DRC_OFF_EXIT` = 5, `BOARD_DDR_PERIODIC_HALT`  
= 6, `BOARD_DDR_PERIODIC_RESTART` = 7,  
`BOARD_DDR_DERATE_PERIODIC` = 8, `BOARD_DDR0_VREF` = 9, `BOARD_DDR1_VREF` = 10 }  
*DDR actions (power state transitions, etc.)*

## Functions

### Initialization Functions

- void `board_init` (`boot_phase_t` phase)  
*This function initializes the board.*
- `LPUART_Type` \* `board_get_debug_uart` (`uint8_t` \*inst, `uint32_t` \*baud)  
*This function returns the debug UART info.*
- void `board_config_debug_uart` (`sc_bool_t` early\_phase)  
*This function initializes the debug UART.*
- void `board_disable_debug_uart` (void)  
*This function powers off the debug UART.*
- void `board_config_sc` (`sc_rm_pt_t` pt\_sc)  
*This function configures SCU resources.*
- `board_parm_rtn_t` `board_parameter` (`board_parm_t` parm)  
*This function returns board configuration info.*
- `sc_bool_t` `board_rsrc_avail` (`sc_rsrc_t` rsrc)  
*This function returns resource availability info.*
- `sc_err_t` `board_init_ddr` (`sc_bool_t` early, `sc_bool_t` ddr\_initialized)  
*This function initializes DDR.*

- `sc_err_t board_ddr_config` (bool rom\_caller, `board_ddr_action_t` action)  
*This function configures the DDR.*
- void `board_system_config` (`sc_bool_t` early, `sc_rm_pt_t` pt\_boot)  
*This function allows the board file to do SCFW configuration.*
- `sc_bool_t board_early_cpu` (`sc_rsrc_t` cpu)  
*This function returns SC\_TRUE for early CPUs.*

## Power Functions

- void `board_set_power_mode` (`sc_sub_t` ss, `uint8_t` pd, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*This function transitions the power state for an external board- level supply which goes to the i.MX8.*
- `sc_err_t board_set_voltage` (`sc_sub_t` ss, `uint32_t` new\_volt, `uint32_t` old\_volt)  
*This function sets the voltage for a PMIC controlled SS.*
- void `board_lpm` (`sc_pm_power_mode_t` mode)  
*This function is used to set power supplies of the board when entering and exiting low power mode.*
- void `board_trans_resource_power` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode)  
*This function transitions the power state for an external board- level supply which goes to a board component.*
- void `board_rsrc_reset` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `sc_rm_pt_t` pt)  
*This function resets a board resource.*

## Misc Functions

- `sc_err_t board_power` (`sc_pm_power_mode_t` mode)  
*This function is used to set the board power.*
- `sc_err_t board_reset` (`sc_pm_reset_type_t` type, `sc_pm_reset_reason_t` reason, `sc_rm_pt_t` pt)  
*This function is used to reset the system.*
- void `board_cpu_reset` (`sc_rsrc_t` resource, `board_cpu_rst_ev_t` reset\_event, `sc_rm_pt_t` pt)  
*This function is called when a CPU encounters a reset event.*
- void `board_reboot_part` (`sc_rm_pt_t` pt, `sc_pm_reset_type_t` \*type, `sc_pm_reset_reason_t` \*reason, `sc_pm_power_mode_t` \*mode, `uint32_t` \*mask)  
*This function is called when a partition reboot is requested.*
- void `board_reboot_part_cont` (`sc_rm_pt_t` pt, `sc_rsrc_t` \*boot\_cpu, `sc_rsrc_t` \*boot\_mu, `sc_rsrc_t` \*boot\_dev, `sc_faddr_t` \*boot\_addr)  
*This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.*
- `board_reboot_to_t` `board_reboot_timeout` (`sc_rm_pt_t` pt)  
*This function is called when a partition reboot times out.*
- void `board_panic` (`sc_dsc_t` dsc)  
*This function is called when a SS (other than SCU) reports a panic temp alarm.*
- void `board_fault` (`sc_bool_t` restarted, `sc_bfault_t` reason, `sc_rm_pt_t` pt)  
*This function is called when a fault is detected or the SCFW returns from main().*
- void `board_security_violation` (void)  
*This function is called when a security violation is reported by the SECO or SNVS.*
- `sc_bool_t` `board_get_button_status` (void)  
*This function is used to return the current status of the ON/OFF button.*
- `sc_err_t` `board_set_control` (`sc_rsrc_t` resource, `sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `uint32_t` ctrl, `uint32_t` val)  
*This function sets a miscellaneous control value.*
- `sc_err_t` `board_get_control` (`sc_rsrc_t` resource, `sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc\_idx, `uint32_t` ctrl, `uint32_t` \*val)  
*This function gets a miscellaneous control value.*
- void `board_tick` (`uint16_t` msec)

- *This function is called periodically to tick the board.*  
 • `sc_err_t board_ioctl` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t mu`, `uint32_t *parm1`, `uint32_t *parm2`, `uint32_t *parm3`)  
*This function is called when `sc_misc_board_ioctl()` is called.*
- `void PMIC_IRQHandler` (`void`)  
*Interrupt handler for the PMIC.*
- `void SNVS_Button_IRQHandler` (`void`)  
*Interrupt handler for the SNVS button.*

## Variables

- `const sc_rm_idx_t board_num_rsrc`  
*External variable for accessing the number of board resources.*
- `const sc_rsrc_map_t board_rsrc_map` [`BRD_NUM_RSRC_BRD`]  
*External variable for accessing the board resource map.*
- `const uint32_t board_ddr_period_ms`  
*External variable for specing DDR periodic training.*
- `const uint32_t board_ddr_derate_period_ms`  
*External variable for DDR periodic derate.*

### 18.17.1 Detailed Description

Header file containing the board API.

## 18.18 platform/main/ipc.h File Reference

Header file for the IPC implementation.

## Functions

- `sc_err_t sc_ipc_open` (`sc_ipc_t *ipc`, `sc_ipc_id_t id`)  
*This function opens an IPC channel.*
- `void sc_ipc_close` (`sc_ipc_t ipc`)  
*This function closes an IPC channel.*
- `void sc_ipc_read` (`sc_ipc_t ipc`, `void *data`)  
*This function reads a message from an IPC channel.*
- `void sc_ipc_write` (`sc_ipc_t ipc`, `const void *data`)  
*This function writes a message to an IPC channel.*

### 18.18.1 Detailed Description

Header file for the IPC implementation.

### 18.18.2 Function Documentation

#### 18.18.2.1 sc\_ipc\_open()

```
sc_err_t sc_ipc_open (
    sc_ipc_t * ipc,
    sc_ipc_id_t id )
```

This function opens an IPC channel.

**Parameters**

out	<i>ipc</i>	return pointer for ipc handle
in	<i>id</i>	id of channel to open

**Returns**

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_IPC otherwise).

The *id* parameter is implementation specific. Could be an MU address, pointer to a driver path, channel index, etc.

**18.18.2.2 sc\_ipc\_close()**

```
void sc_ipc_close (
    sc_ipc_t ipc )
```

This function closes an IPC channel.

**Parameters**

in	<i>ipc</i>	id of channel to close
----	------------	------------------------

**18.18.2.3 sc\_ipc\_read()**

```
void sc_ipc_read (
    sc_ipc_t ipc,
    void * data )
```

This function reads a message from an IPC channel.

**Parameters**

in	<i>ipc</i>	id of channel read from
out	<i>data</i>	pointer to message buffer to read

This function will block if no message is available to be read.

**18.18.2.4 sc\_ipc\_write()**

```
void sc_ipc_write (
    sc_ipc_t ipc,
    const void * data )
```

This function writes a message to an IPC channel.

## Parameters

in	<i>ipc</i>	id of channel to write to
in	<i>data</i>	pointer to message buffer to write

This function will block if the outgoing buffer is full.

## 18.19 platform/main/soc.h File Reference

Header file containing the SoC API.

### Data Structures

- struct [soc\\_patch\\_area\\_list\\_t](#)
- struct [soc\\_freq\\_volt\\_tbl\\_t](#)
- struct [soc\\_gpu\\_clks\\_opp\\_t](#)
- struct [soc\\_cpu\\_state\\_t](#)  
*Stores CPU power state info.*
- struct [soc\\_cluster\\_state\\_t](#)  
*Stores cluster power state info.*
- struct [soc\\_multiclustet\\_state\\_t](#)  
*Stores multi-cluster power state info.*
- struct [soc\\_m4\\_state\\_t](#)  
*Stores M4 sleep state info.*
- struct [soc\\_sys\\_if\\_node\\_t](#)  
*Stores system interface node resource info.*
- struct [soc\\_sys\\_if\\_req\\_t](#)  
*Stores system interface power mode request info.*
- struct [soc\\_hmp\\_node\\_t](#)  
*Stores HMP node power mode info.*
- struct [soc\\_fspi\\_ret\\_info\\_t](#)  
*Stores HMP FSPI retention info.*
- struct [soc\\_hmp\\_t](#)  
*Stores HMP system power mode info.*
- struct [soc\\_ddr\\_ret\\_region\\_t](#)
- struct [soc\\_ddr\\_ret\\_info\\_t](#)  
*Stores DDR retention info.*
- struct [soc\\_dqs2dq\\_sync\\_info\\_t](#)  
*Stores DQS2DQ synchronization info.*
- struct [soc\\_msi\\_ring\\_usecount\\_t](#)  
*Stores MSI ring usecount.*

## Macros

- #define **STC\_RCAT\_SETCAT**(SS, CAT, CATMASK, CMP)  
*Macro to configure an STC category.*
- #define **STC\_RCAT\_SETSTARTSTOPTDM**(SS, CAT, TDM, START, STOP)  
*Macro to set an STC TDM.*
- #define **STC\_RCAT\_GETHPR**(SS, CAT)  
*Macro to get an STC HPR.*
- #define **STC\_RCAT\_SETHPR**(SS, CAT, HPR)  
*Macro to set an STC HPR.*
- #define **STC\_QOS\_PANIC**(SS, CAT, QOS)  
*Macro to set an STC QoS panic.*
- #define **STC\_UD\_THRESHOLD1**(SS, CAT, TH, QOS)  
*Macro to set an STC threshold.*
- #define **STC\_UD\_THRESHOLD2**(SS, CAT, TH, QOS)  
*Macro to set an STC threshold 2.*
- #define **STC\_UD\_DIS**(SS)  
*Macro to disable an STC underrun detect.*
- #define **SOC\_SYS\_IF\_NO\_SAVE** (**SC\_PM\_PW\_MODE\_ON** + 1U)
- #define **SOC\_RR** 1U  
*Reset reason SNVS persistent storage register.*
- #define **SOC\_RR\_CHECK**(X) (((X) >> 24U) & 0xFFUL) == 0xCCUL)  
*Macro to check if reset reason is valid.*
- #define **SOC\_RR\_INFO**(R, P) ((0xCCUL << 24U) | (U32(R) << 8U) | U32(P))  
*Macro to set the reset reason.*
- #define **SOC\_RR\_REASON**(X) (((X) >> 8U) & 0xFFUL)  
*Macro to extract the reset reason.*
- #define **SOC\_RR\_PT**(X) (((X) >> 0U) & 0xFFUL)  
*Macro to extract the resetting partition.*

## Defines for patch ID

- #define **SC\_PATCH\_ID\_NONE** 0x00U /\* Non patch - end marker \*/
- #define **SC\_PATCH\_ID\_SCU** 0x55U /\* SCU ROM patch \*/
- #define **SC\_PATCH\_ID\_SECO** 0x45U /\* SECO ROM patch \*/
- #define **SC\_PATCH\_ID\_V2X** 0x57U /\* V2X primary ROM patch \*/
- #define **SC\_PATCH\_ID\_V2X2** 0x59U /\* V2X secondary ROM patch \*/
- #define **SC\_PATCH\_ID\_C2XS** 0x5AU /\* V2X ROM patch SHA value \*/
- #define **SC\_PATCH\_ID\_CTRL** 0x5BU /\* Patch control \*/
- #define **SC\_PATCH\_ID\_ALL** 0xFFU /\* All patch IDs \*/

## Functions

### Initialization Functions

- void **soc\_init\_common** (boot\_phase\_t phase)  
*This function initializes the parts of the SoC.*
- void **soc\_init** (boot\_phase\_t phase)  
*This function initializes the SoC specific parts of the chip.*



- void [soc\\_config\\_sc](#) ([sc\\_rm\\_pt\\_t](#) pt\_sc, [sc\\_rm\\_pt\\_t](#) pt\_boot)  
*This function configures SCU resources.*
- void [soc\\_config\\_seco](#) (void)  
*This function configures SECO resources.*
- void [soc\\_db\\_stc\\_config](#) (void)  
*Configure the STCs in the DB when it is powered up.*
- void [soc\\_init\\_fused\\_rsrc](#) (void)  
*This function fills in a bit array with info about disabled resources.*
- void [soc\\_ss\\_notavail](#) ([sc\\_sub\\_t](#) ss)  
*This function configures a subsystem as not available.*
- void [soc\\_init\\_refgen](#) (void)  
*This function initializes the refgen trims from the fuses.*
- void [soc\\_analog\\_fuse\\_init](#) (void)  
*This function initialize regulator, repeater and osc trims from the fuses.*

### Info Functions

- void [soc\\_set\\_reset\\_info](#) ([sc\\_pm\\_reset\\_reason\\_t](#) reason, [sc\\_rm\\_pt\\_t](#) pt)  
*This function saves reset info into persistant storage.*
- [sc\\_pm\\_reset\\_reason\\_t](#) [soc\\_reset\\_reason](#) (void)  
*Return reset reason.*
- [sc\\_rm\\_pt\\_t](#) [soc\\_reset\\_part](#) (void)  
*Return partition causing reset.*
- [sc\\_bool\\_t](#) [soc\\_rsrc\\_avail](#) ([sc\\_rsrc\\_t](#) rsrc)  
*This function returns if a resource is available.*
- [uint32\\_t](#) [soc\\_get\\_temp\\_trim](#) ([sc\\_dsc\\_t](#) dsc)  
*This function returns the trim value for a temp sensor.*
- [int8\\_t](#) [soc\\_get\\_temp\\_ofs](#) ([sc\\_dsc\\_t](#) dsc)  
*This function returns the offset value for a temp sensor.*
- [uint32\\_t](#) [soc\\_get\\_max\\_freq](#) ([sc\\_dsc\\_t](#) dsc\_id)  
*This function returns the maximum frequency limited by the fuses for the GPU and AP cores.*
- [sc\\_bool\\_t](#) [soc\\_enet\\_get\\_freq\\_limit](#) ([sc\\_rsrc\\_t](#) enet\_rsrc)  
*This function checks if the frequency is limited by fuse.*
- void [soc\\_get\\_max\\_freq\\_fuse](#) (void)  
*Initialize the maximum frequency of certain resources based on fuses.*
- [sc\\_bool\\_t](#) [soc\\_pd\\_switchable](#) ([sc\\_dsc\\_t](#) dsc, [uint32\\_t](#) pd)  
*This function identifies if the given pd has internal or external switches.*
- [sc\\_bool\\_t](#) [soc\\_pd\\_retention](#) ([sc\\_dsc\\_t](#) dsc, [uint32\\_t](#) pd)  
*This function checks if the given power domain of the given dsc supports retention.*
- [sc\\_bool\\_t](#) [soc\\_ss\\_has\\_bias](#) ([sc\\_sub\\_t](#) ss)  
*This function checks if the given subsystem has forward body-bias.*
- [dsc\\_ai\\_type\\_t](#) [soc\\_ss\\_ai\\_type](#) ([sc\\_sub\\_t](#) ss)  
*This function returns the subsystem AI type, mainly used to identify if an SS has temp sensor.*
- [uint32\\_t](#) [soc\\_mem\\_type](#) ([sc\\_dsc\\_t](#) dsc, [uint32\\_t](#) pd)  
*Return the type of memory used in the given PD of the DSC.*
- [uint8\\_t](#) [soc\\_mem\\_pwr\\_plane](#) ([sc\\_dsc\\_t](#) dsc\_id)  
*This function returns the uniquely defined memory power plane for the given dsc id.*
- void [soc\\_dsc\\_clock\\_info](#) ([dsc\\_clk\\_type\\_t](#) \*clk\_type, [uint32\\_t](#) \*idx, [sc\\_pm\\_clk\\_parent\\_t](#) \*parent)  
*Return the DSCMIX clock slice index and type.*
- [uint32\\_t](#) [soc\\_get\\_clock\\_div](#) ([sc\\_dsc\\_t](#) dsc, [uint8\\_t](#) \*pll\_div)  
*Return the DSCMIX clock slice divider and pll-divided output connected to all the slices in the dsc.*
- [sc\\_bool\\_t](#) [soc\\_slice\\_is\\_dsc](#) (const [dsc\\_clk\\_info\\_t](#) \*clk\_info)  
*Checks if the given clock slice is the DSCMIX slice.*
- [uint8\\_t](#) [soc\\_get\\_avpll\\_ssc\\_n](#) ([sc\\_dsc\\_t](#) dsc, [uint8\\_t](#) pll\_index)

- *This function returns spread spectrum info required to setup the AVPLL.*  
[sc\\_bool\\_t soc\\_gpu\\_freq\\_hw\\_limited](#) (void)
- *This function checks if the GPU frequency is HW limited based on fuses.*  
void [soc\\_rompatch\\_checksum](#) (uint32\_t \*checksum, uint16\_t len)  
*Calculate and return the ROM patch checksum.*

## Analog Functions

- void [soc\\_setup\\_anamix](#) (sc\_bool\_t enable)  
*Enable/Disable anamix in some SS during init and low power mode.*
- void [soc\\_dsc\\_powerup\\_anamix](#) (sc\_dsc\_t dsc)  
*This function powers up the DSC anamix.*
- void [soc\\_dsc\\_powerup\\_phymix](#) (sc\_dsc\_t dsc)  
*This function powers up the DSC phymix.*
- void [soc\\_dsc\\_powerdown\\_anamix](#) (sc\_dsc\_t dsc)  
*This function powers down the DSC anamix.*
- void [soc\\_dsc\\_powerdown\\_phymix](#) (sc\_dsc\_t dsc)  
*This function powers down the DSC phymix.*
- void [soc\\_setup\\_hsio\\_repeater](#) (board\_parm\_rtn\_t internal\_clk, sc\_bool\_t enable)  
*Setup HSIO repeaters for internal or external PCIE clock.*
- void [soc\\_set\\_bias](#) (sc\_sub\_t ss, uint8\_t bias\_mask, sc\_bool\_t enable, uint32\_t delay)  
*Setup the Forward body-bias for the given subsystem.*
- [uint32\\_t soc\\_dpll\\_dco\\_pc](#) (sc\_dsc\_t dsc, uint8\_t pll\_index, uint32\_t rate)  
*Return the DPLL DCO-P trim value.*
- void [soc\\_dpll\\_populate\\_tbl](#) (void)  
*Populate the DPLL DCO-PC values based on fuses.*

## Power Functions

- [sc\\_err\\_t soc\\_set\\_freq\\_voltage](#) (sc\_sub\_t ss, uint32\_t old\_freq, uint32\_t \*new\_freq, sc\_bool\_t pmic\_change)  
*Set the voltage based on the frequency for SS controlled by PMIC rail.*
- void [soc\\_trans\\_pd](#) (sc\_sub\_t ss, uint8\_t pd, sc\_pm\_power\_mode\_t from\_mode, sc\_pm\_power\_mode\_t to\_mode)  
*Handle SoC and board level power transitions required to power up or down a power domain.*
- [sc\\_bool\\_t soc\\_bias\\_enabled](#) (sc\_sub\_t ss)  
*Check if the Forward body bias is enabled for the cluster, this function is only valid for the AP clusters.*
- [sc\\_bool\\_t soc\\_ss\\_has\\_vd\\_detect](#) (sc\_dsc\_t dsc, sc\_pm\_clock\_rate\_t rate)  
*Check if the new PLL rate is below the max freq vd-detect in the SS can support.*
- void [soc\\_trans\\_bandgap](#) (sc\_sub\_t ss, sc\_rsrc\_t rsrc\_idx, sc\_pm\_power\_mode\_t from\_mode, sc\_pm\_power\_mode\_t to\_mode)  
*Transition internal SOC level bandgap.*
- void [soc\\_fabric\\_force\\_on](#) (sc\_sub\_t ss, sc\_bool\_t enb)
- void [soc\\_post\\_ss\\_reset](#) (sc\_dsc\_t dsc, DSC\_Type \*dsc\_base)
- void [soc\\_gicr\\_quiesce](#) (uint8\_t cluster\_idx, uint32\_t cpu\_idx)
- void [soc\\_pause\\_ddr\\_traffic](#) (sc\_bool\_t pause)

## HPM Functions

- void [soc\\_init\\_hmp](#) (boot\_phase\_t phase)
- [sc\\_err\\_t soc\\_set\\_cpu\\_resume](#) (uint8\_t cluster\_idx, uint8\_t cpu\_idx, sc\_bool\_t isPrimary, sc\_faddr\_t resume\_addr)
- [sc\\_err\\_t soc\\_set\\_m4\\_resume](#) (uint8\_t m4\_idx, sc\_faddr\_t resume\_addr)
- [sc\\_err\\_t soc\\_set\\_multicenter\\_power\\_mode](#) (sc\_pm\_power\_mode\_t mode)
- [sc\\_err\\_t soc\\_set\\_cluster\\_power\\_mode](#) (uint8\_t cluster\_idx, sc\_pm\_power\_mode\_t mode)

- [sc\\_err\\_t soc\\_set\\_cpu\\_power\\_mode](#) ([uint8\\_t](#) cluster\_idx, [uint8\\_t](#) cpu\_idx, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_pm\\_wake\\_src\\_t](#) wake\_src)
- void [soc\\_set\\_cpu\\_rst\\_mode](#) ([uint8\\_t](#) cluster\_idx, [uint8\\_t](#) cpu\_idx, [sc\\_bool\\_t](#) rst)
- void [soc\\_set\\_m4\\_sleep\\_mode](#) ([uint8\\_t](#) m4\_idx, [sc\\_bool\\_t](#) dsm, [uint8\\_t](#) stopm, [uint8\\_t](#) pstopo)
- [sc\\_bool\\_t](#) [soc\\_get\\_m4\\_sleep\\_mode\\_active](#) ([uint8\\_t](#) m4\_idx)
- void [soc\\_set\\_m4\\_rst\\_mode](#) ([uint8\\_t](#) m4\_idx, [sc\\_bool\\_t](#) rst)
- [sc\\_err\\_t](#) [soc\\_req\\_sys\\_if\\_power\\_mode](#) ([uint8\\_t](#) hmp\_idx, [sc\\_pm\\_sys\\_if\\_t](#) sys\_if, [sc\\_pm\\_power\\_mode\\_t](#) hpm, [sc\\_pm\\_power\\_mode\\_t](#) lpm)
- void [soc\\_trans\\_sys\\_if\\_hpm](#) ([uint8\\_t](#) hmp\_idx)
- void [soc\\_trans\\_sys\\_if\\_lpm](#) (void)
- void [soc\\_sync\\_sys\\_if\\_pm](#) (void)
- void [soc\\_trans\\_cpu\\_power\\_mode](#) ([uint8\\_t](#) cluster\_idx, [uint8\\_t](#) cpu\_idx)
- void [soc\\_trans\\_m4\\_power\\_mode](#) ([uint8\\_t](#) m4\_idx)
- void [soc\\_prewake\\_cpu](#) (void)
- void [soc\\_wake\\_cpu](#) ([uint8\\_t](#) cluster\_idx, [uint8\\_t](#) cpu\_idx)
- void [soc\\_wake\\_m4](#) ([uint8\\_t](#) m4\_idx)
- void [soc\\_wake\\_lsio\\_mu](#) (void)
- void [soc\\_wake\\_m4\\_mu](#) ([uint8\\_t](#) m4\_idx)
- void [soc\\_wake\\_sys\\_if\\_interconnect](#) (void)
- [sc\\_pm\\_power\\_mode\\_t](#) [soc\\_get\\_hmp\\_sys\\_power\\_mode](#) (void)
- void [soc\\_dump\\_hmp\\_power\\_state](#) (void)
- [sc\\_bool\\_t](#) [soc\\_can\\_hmp\\_enter\\_lpm](#) (void)

## DDR Functions

- [sc\\_err\\_t](#) [soc\\_init\\_ddr](#) ([sc\\_bool\\_t](#) early)  
*This function initializes DDR.*
- void [soc\\_self\\_refresh\\_power\\_down\\_clk\\_disable\\_entry](#) (void)  
*This function places the DDR in SRPD (self-refresh power down) and disables DDR clocks.*
- void [soc\\_refresh\\_power\\_down\\_clk\\_disable\\_exit](#) (void)  
*This function enables DDR clocks and exits the DDR from SRPD (self-refresh power down).*
- void [soc\\_ddr\\_config\\_retention](#) ([soc\\_ddr\\_ret\\_info\\_t](#) \*ddr\_ret\_info)  
*This function configures parameters for DDR low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_enter\\_retention](#) (void)  
*This function places the DDR into low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_exit\\_retention](#) (void)  
*This function exits the DDR from low-power retention (SRPD with DRC powered down).*
- void [soc\\_ddr\\_dqs2dq\\_init](#) (void)  
*This function initializes LPDDR4 DQS2DQ training.*
- void [soc\\_ddr\\_bit\\_deskew](#) (void)  
*This function does DDR bit deskew training.*
- void [soc\\_ddr\\_dqs2dq\\_periodic](#) (void)  
*This function invokes LPDDR4 DQS2DQ periodic training.*
- void [soc\\_ddr\\_dqs2dq\\_config](#) ([soc\\_dqs2dq\\_sync\\_info\\_t](#) \*dqs2dq\_sync\_info)  
*This function configures parameters of LPDDR4 DQS2DQ periodic training.*
- void [soc\\_ddr\\_dqs2dq\\_sync](#) (void)  
*This function synchronizes LPDDR4 DQS2DQ periodic training to DDR traffic events (i.e.*
- void [soc\\_drc\\_lpcg\\_setup](#) (void)  
*This function enables DDR LPCG clock gating.*

## Misc Functions

- void [soc\\_temp\\_sensor\\_tick](#) ([uint16\\_t](#) msec)  
*This function ticks the temp sensor processing.*

- void **soc\_setup\_msi\_slave\_ring** (sc\_sub\_t cur\_ss, sc\_sub\_t parent, [sc\\_pm\\_power\\_mode\\_t](#) from\_mode, [sc\\_pm\\_power\\_mode\\_t](#) to\_mode)
- void **soc\_msi\_ring\_workaround** ([sc\\_pm\\_power\\_mode\\_t](#) from\_mode, [sc\\_pm\\_power\\_mode\\_t](#) to\_mode, [soc\\_msi\\_ring\\_usecount\\_t](#) \*msi\_slv\_ring, [uint32\\_t](#) num\_msi\_slaves, MSI\_MSTR\_Type \*msi\_reg, sc\_sub\_t cur\_ss)

### Debug Functions

- void [soc\\_dsc\\_ai\\_dumpmodule](#) (sc\_dsc\_t dsc, [uint8\\_t](#) tog, sc\_ai\_t ai)  
*Dumps registers of single analog module.*
- void [soc\\_dsc\\_ai\\_dump](#) (sc\_dsc\_t dsc)  
*Dumps registers of analog modules in a subsystem.*
- void [soc\\_anamix\\_test\\_out](#) (sc\_dsc\_t dsc)  
*Allows for muxing out analog clocks and voltage levels.*

### Variables

- [sc\\_rm\\_pt\\_t](#) **soc\_reset\_pt**  
*Global variable to hold resetting partition.*
- [sc\\_pm\\_reset\\_reason\\_t](#) **soc\_reset\_rsn**  
*Global variable to hold reset reason.*
- [uint32\\_t](#) **soc\_dpll\_tbl\_0** []
- [uint32\\_t](#) **soc\_dpll\_tbl\_1** []
- [sc\\_bool\\_t](#) **soc\_clk\_off\_trans**  
*Global variable to store the state of clocks during power transition.*
- [soc\\_hmp\\_t](#) **soc\_hmp**  
*Global variable to hold the SCU standalone repeater trim.*
- [soc\\_sys\\_if\\_req\\_t](#) **soc\_sys\_if\_req** [SOC\_NUM\_HMP\_NODES][SOC\_NUM\_SYS\_IF]
- [soc\\_m4\\_state\\_t](#) **soc\_m4\_state** [SOC\_NUM\_M4]
- [soc\\_cluster\\_state\\_t](#) **soc\_cluster\_state** [SOC\_NUM\_CLUSTER]
- [soc\\_dqs2dq\\_sync\\_info\\_t](#) \* **soc\_dqs2dq\_sync\_info**

## 18.19.1 Detailed Description

Header file containing the SoC API.

This abstracts SoC-specific functionality such as init, info, analog, power, HPM, and DDR.

## 18.20 platform/main/types.h File Reference

Header file containing types used across multiple service APIs.

### Macros

- #define [SC\\_R\\_NONE](#) 0xFFFF0U  
*Define for ATF/Linux.*
- #define [SC\\_C\\_TEMP](#) 0U

*Defines for `sc_ctrl_t`.*

- `#define SC_C_TEMP_HI 1U`
- `#define SC_C_TEMP_LOW 2U`
- `#define SC_C_PXL_LINK_MST1_ADDR 3U`
- `#define SC_C_PXL_LINK_MST2_ADDR 4U`
- `#define SC_C_PXL_LINK_MST_ENB 5U`
- `#define SC_C_PXL_LINK_MST1_ENB 6U`
- `#define SC_C_PXL_LINK_MST2_ENB 7U`
- `#define SC_C_PXL_LINK_SLV1_ADDR 8U`
- `#define SC_C_PXL_LINK_SLV2_ADDR 9U`
- `#define SC_C_PXL_LINK_MST_VLD 10U`
- `#define SC_C_PXL_LINK_MST1_VLD 11U`
- `#define SC_C_PXL_LINK_MST2_VLD 12U`
- `#define SC_C_SINGLE_MODE 13U`
- `#define SC_C_ID 14U`
- `#define SC_C_PXL_CLK_POLARITY 15U`
- `#define SC_C_LINESTATE 16U`
- `#define SC_C_PCIE_G_RST 17U`
- `#define SC_C_PCIE_BUTTON_RST 18U`
- `#define SC_C_PCIE_PERST 19U`
- `#define SC_C_PHY_RESET 20U`
- `#define SC_C_PXL_LINK_RATE_CORRECTION 21U`
- `#define SC_C_PANIC 22U`
- `#define SC_C_PRIORITY_GROUP 23U`
- `#define SC_C_TXCLK 24U`
- `#define SC_C_CLKDIV 25U`
- `#define SC_C_DISABLE_50 26U`
- `#define SC_C_DISABLE_125 27U`
- `#define SC_C_SEL_125 28U`
- `#define SC_C_MODE 29U`
- `#define SC_C_SYNC_CTRL0 30U`
- `#define SC_C_KACHUNK_CNT 31U`
- `#define SC_C_KACHUNK_SEL 32U`
- `#define SC_C_SYNC_CTRL1 33U`
- `#define SC_C_DPI_RESET 34U`
- `#define SC_C_MIPI_RESET 35U`
- `#define SC_C_DUAL_MODE 36U`
- `#define SC_C_VOLTAGE 37U`
- `#define SC_C_PXL_LINK_SEL 38U`
- `#define SC_C_OFS_SEL 39U`
- `#define SC_C_OFS_AUDIO 40U`
- `#define SC_C_OFS_PERIPH 41U`
- `#define SC_C_OFS_IRQ 42U`
- `#define SC_C_RST0 43U`
- `#define SC_C_RST1 44U`
- `#define SC_C_SEL0 45U`
- `#define SC_C_CALIB0 46U`
- `#define SC_C_CALIB1 47U`
- `#define SC_C_CALIB2 48U`
- `#define SC_C_IPG_DEBUG 49U`
- `#define SC_C_IPG_DOZE 50U`

- #define **SC\_C\_IPG\_WAIT** 51U
- #define **SC\_C\_IPG\_STOP** 52U
- #define **SC\_C\_IPG\_STOP\_MODE** 53U
- #define **SC\_C\_IPG\_STOP\_ACK** 54U
- #define **SC\_C\_SYNC\_CTRL** 55U
- #define **SC\_C\_OFS\_AUDIO\_ALT** 56U
- #define **SC\_C\_DSP\_BYP** 57U
- #define **SC\_C\_CLK\_GEN\_EN** 58U
- #define **SC\_C\_INTF\_SEL** 59U
- #define **SC\_C\_RXC\_DLY** 60U
- #define **SC\_C\_TIMER\_SEL** 61U
- #define **SC\_C\_MISC0** 62U
- #define **SC\_C\_MISC1** 63U
- #define **SC\_C\_MISC2** 64U
- #define **SC\_C\_MISC3** 65U
- #define **SC\_C\_LAST** 66U
- #define **SC\_P\_ALL** ((sc\_pad\_t) UINT16\_MAX)

*Define for used to specify all pads.*

#### Defines for chip IDs

- #define **CHIP\_ID\_QM** 0x1U  
*i.MX8QM*
- #define **CHIP\_ID\_QX** 0x2U  
*i.MX8QX*
- #define **CHIP\_ID\_DXL** 0xEU  
*i.MX8DXL*

#### Defines for common frequencies

- #define **SC\_32KHZ** 32768U  
*32KHz*
- #define **SC\_1MHZ** 1000000U  
*1MHz*
- #define **SC\_10MHZ** 10000000U  
*10MHz*
- #define **SC\_16MHZ** 16000000U  
*16MHz*
- #define **SC\_20MHZ** 20000000U  
*20MHz*
- #define **SC\_25MHZ** 25000000U  
*25MHz*
- #define **SC\_27MHZ** 27000000U  
*27MHz*
- #define **SC\_40MHZ** 40000000U  
*40MHz*
- #define **SC\_45MHZ** 45000000U  
*45MHz*
- #define **SC\_50MHZ** 50000000U  
*50MHz*
- #define **SC\_60MHZ** 60000000U

- 60MHz
  - #define SC\_66MHZ 66666666U
- 66MHz
  - #define SC\_74MHZ 74250000U
- 74.25MHz
  - #define SC\_80MHZ 80000000U
- 80MHz
  - #define SC\_83MHZ 83333333U
- 83MHz
  - #define SC\_84MHZ 84375000U
- 84.37MHz
  - #define SC\_100MHZ 100000000U
- 100MHz
  - #define SC\_114MHZ 114000000U
- 114MHz
  - #define SC\_125MHZ 125000000U
- 125MHz
  - #define SC\_128MHZ 128000000U
- 128MHz
  - #define SC\_133MHZ 133333333U
- 133MHz
  - #define SC\_135MHZ 135000000U
- 135MHz
  - #define SC\_150MHZ 150000000U
- 150MHz
  - #define SC\_160MHZ 160000000U
- 160MHz
  - #define SC\_166MHZ 166666666U
- 166MHz
  - #define SC\_175MHZ 175000000U
- 175MHz
  - #define SC\_180MHZ 180000000U
- 180MHz
  - #define SC\_200MHZ 200000000U
- 200MHz
  - #define SC\_250MHZ 250000000U
- 250MHz
  - #define SC\_266MHZ 266666666U
- 266MHz
  - #define SC\_300MHZ 300000000U
- 300MHz
  - #define SC\_312MHZ 312500000U
- 312.5MHz
  - #define SC\_320MHZ 320000000U
- 320MHz
  - #define SC\_325MHZ 325000000U
- 325MHz
  - #define SC\_333MHZ 333333333U
- 333MHz
  - #define SC\_350MHZ 350000000U
- 350MHz
  - #define SC\_372MHZ 372000000U
- 372MHz
  - #define SC\_375MHZ 375000000U
- 375MHz

- #define SC\_400MHZ 400000000U  
400MHz
- #define SC\_465MHZ 465000000U  
465MHz
- #define SC\_500MHZ 500000000U  
500MHz
- #define SC\_594MHZ 594000000U  
594MHz
- #define SC\_625MHZ 625000000U  
625MHz
- #define SC\_640MHZ 640000000U  
640MHz
- #define SC\_648MHZ 648000000U  
648MHz
- #define SC\_650MHZ 650000000U  
650MHz
- #define SC\_667MHZ 666666667U  
667MHz
- #define SC\_675MHZ 675000000U  
675MHz
- #define SC\_700MHZ 700000000U  
700MHz
- #define SC\_720MHZ 720000000U  
720MHz
- #define SC\_750MHZ 750000000U  
750MHz
- #define SC\_753MHZ 753000000U  
753MHz
- #define SC\_793MHZ 793000000U  
793MHz
- #define SC\_800MHZ 800000000U  
800MHz
- #define SC\_850MHZ 850000000U  
850MHz
- #define SC\_858MHZ 858000000U  
858MHz
- #define SC\_900MHZ 900000000U  
900MHz
- #define SC\_953MHZ 953000000U  
953MHz
- #define SC\_963MHZ 963000000U  
963MHz
- #define SC\_1000MHZ 1000000000U  
1GHz
- #define SC\_1060MHZ 1060000000U  
1.06GHz
- #define SC\_1068MHZ 1068000000U  
1.068GHz
- #define SC\_1121MHZ 1121000000U  
1.121GHz
- #define SC\_1173MHZ 1173000000U  
1.173GHz
- #define SC\_1188MHZ 1188000000U  
1.188GHz
- #define SC\_1260MHZ 1260000000U



- 1.26GHz
  - #define [SC\\_1278MHZ](#) 1278000000U
- 1.278GHz
  - #define [SC\\_1280MHZ](#) 1280000000U
- 1.28GHz
  - #define [SC\\_1300MHZ](#) 1300000000U
- 1.3GHz
  - #define [SC\\_1313MHZ](#) 1313000000U
- 1.313GHz
  - #define [SC\\_1345MHZ](#) 1345000000U
- 1.345GHz
  - #define [SC\\_1400MHZ](#) 1400000000U
- 1.4GHz
  - #define [SC\\_1500MHZ](#) 1500000000U
- 1.5GHz
  - #define [SC\\_1600MHZ](#) 1600000000U
- 1.6GHz
  - #define [SC\\_1800MHZ](#) 1800000000U
- 1.8GHz
  - #define [SC\\_1860MHZ](#) 1860000000U
- 1.86GHz
  - #define [SC\\_2000MHZ](#) 2000000000U
- 2.0GHz
  - #define [SC\\_2112MHZ](#) 2112000000U
- 2.12GHz

#### Defines for 24M related frequencies

- #define [SC\\_8MHZ](#) 8000000U
- 8MHz
  - #define [SC\\_12MHZ](#) 12000000U
- 12MHz
  - #define [SC\\_19MHZ](#) 19800000U
- 19.8MHz
  - #define [SC\\_24MHZ](#) 24000000U
- 24MHz
  - #define [SC\\_48MHZ](#) 48000000U
- 48MHz
  - #define [SC\\_120MHZ](#) 120000000U
- 120MHz
  - #define [SC\\_132MHZ](#) 132000000U
- 132MHz
  - #define [SC\\_144MHZ](#) 144000000U
- 144MHz
  - #define [SC\\_192MHZ](#) 192000000U
- 192MHz
  - #define [SC\\_211MHZ](#) 211200000U
- 211.2MHz
  - #define [SC\\_228MHZ](#) 228000000U
- 233MHz
  - #define [SC\\_240MHZ](#) 240000000U
- 240MHz
  - #define [SC\\_264MHZ](#) 264000000U
- 264MHz

- #define [SC\\_352MHZ](#) 352000000U  
352MHz
- #define [SC\\_360MHZ](#) 360000000U  
360MHz
- #define [SC\\_384MHZ](#) 384000000U  
384MHz
- #define [SC\\_396MHZ](#) 396000000U  
396MHz
- #define [SC\\_432MHZ](#) 432000000U  
432MHz
- #define [SC\\_456MHZ](#) 456000000U  
466MHz
- #define [SC\\_480MHZ](#) 480000000U  
480MHz
- #define [SC\\_600MHZ](#) 600000000U  
600MHz
- #define [SC\\_744MHZ](#) 744000000U  
744MHz
- #define [SC\\_792MHZ](#) 792000000U  
792MHz
- #define [SC\\_864MHZ](#) 864000000U  
864MHz
- #define [SC\\_912MHZ](#) 912000000U  
912MHz
- #define [SC\\_960MHZ](#) 960000000U  
960MHz
- #define [SC\\_1056MHZ](#) 1056000000U  
1056MHz
- #define [SC\\_1104MHZ](#) 1104000000U  
1104MHz
- #define [SC\\_1200MHZ](#) 1200000000U  
1.2GHz
- #define [SC\\_1464MHZ](#) 1464000000U  
1.464GHz
- #define [SC\\_2400MHZ](#) 2400000000U  
2.4GHz

#### Defines for A/V related frequencies

- #define [SC\\_62MHZ](#) 62937500U  
62.9375MHz
- #define [SC\\_755MHZ](#) 755250000U  
755.25MHz

#### Defines for type widths

- #define [SC\\_BOOL\\_W](#) 1U  
Width of *sc\_bool\_t*.
- #define [SC\\_ERR\\_W](#) 4U  
Width of *sc\_err\_t*.
- #define [SC\\_RSRC\\_W](#) 10U  
Width of *sc\_rsrc\_t*.
- #define [SC\\_CTRL\\_W](#) 7U

Width of `sc_ctrl_t`.

#### Defines for `sc_bool_t`

- #define `SC_FALSE` ((`sc_bool_t`) 0U)  
*False.*
- #define `SC_TRUE` ((`sc_bool_t`) 1U)  
*True.*

#### Defines for `sc_err_t`

- #define `SC_ERR_NONE` 0U  
*Success.*
- #define `SC_ERR_VERSION` 1U  
*Incompatible API version.*
- #define `SC_ERR_CONFIG` 2U  
*Configuration error.*
- #define `SC_ERR_PARM` 3U  
*Bad parameter.*
- #define `SC_ERR_NOACCESS` 4U  
*Permission error (no access)*
- #define `SC_ERR_LOCKED` 5U  
*Permission error (locked)*
- #define `SC_ERR_UNAVAILABLE` 6U  
*Unavailable (out of resources)*
- #define `SC_ERR_NOTFOUND` 7U  
*Not found.*
- #define `SC_ERR_NOPOWER` 8U  
*No power.*
- #define `SC_ERR_IPC` 9U  
*Generic IPC error.*
- #define `SC_ERR_BUSY` 10U  
*Resource is currently busy/active.*
- #define `SC_ERR_FAIL` 11U  
*General I/O failure.*
- #define `SC_ERR_LAST` 12U

#### Defines for `sc_rsrc_t`

- #define `SC_R_A53` 0U
- #define `SC_R_A53_0` 1U
- #define `SC_R_A53_1` 2U
- #define `SC_R_A53_2` 3U
- #define `SC_R_A53_3` 4U
- #define `SC_R_A72` 5U
- #define `SC_R_A72_0` 6U
- #define `SC_R_A72_1` 7U
- #define `SC_R_A72_2` 8U
- #define `SC_R_A72_3` 9U
- #define `SC_R_CCI` 10U
- #define `SC_R_DB` 11U
- #define `SC_R_DRC_0` 12U
- #define `SC_R_DRC_1` 13U
- #define `SC_R_GIC_SMMU` 14U

- #define SC\_R\_IRQSTR\_M4\_0 15U
- #define SC\_R\_IRQSTR\_M4\_1 16U
- #define SC\_R\_SMMU 17U
- #define SC\_R\_GIC 18U
- #define SC\_R\_DC\_0\_BLIT0 19U
- #define SC\_R\_DC\_0\_BLIT1 20U
- #define SC\_R\_DC\_0\_BLIT2 21U
- #define SC\_R\_DC\_0\_BLIT\_OUT 22U
- #define SC\_R\_PERF 23U
- #define SC\_R\_USB\_1\_PHY 24U
- #define SC\_R\_DC\_0\_WARP 25U
- #define SC\_R\_V2X\_MU\_0 26U
- #define SC\_R\_V2X\_MU\_1 27U
- #define SC\_R\_DC\_0\_VIDEO0 28U
- #define SC\_R\_DC\_0\_VIDEO1 29U
- #define SC\_R\_DC\_0\_FRAC0 30U
- #define SC\_R\_V2X\_MU\_2 31U
- #define SC\_R\_DC\_0 32U
- #define SC\_R\_GPU\_2\_PID0 33U
- #define SC\_R\_DC\_0\_PLL\_0 34U
- #define SC\_R\_DC\_0\_PLL\_1 35U
- #define SC\_R\_DC\_1\_BLIT0 36U
- #define SC\_R\_DC\_1\_BLIT1 37U
- #define SC\_R\_DC\_1\_BLIT2 38U
- #define SC\_R\_DC\_1\_BLIT\_OUT 39U
- #define SC\_R\_V2X\_MU\_3 40U
- #define SC\_R\_V2X\_MU\_4 41U
- #define SC\_R\_DC\_1\_WARP 42U
- #define SC\_R\_UNUSED1 43U
- #define SC\_R\_SECVIO 44U
- #define SC\_R\_DC\_1\_VIDEO0 45U
- #define SC\_R\_DC\_1\_VIDEO1 46U
- #define SC\_R\_DC\_1\_FRAC0 47U
- #define SC\_R\_UNUSED13 48U
- #define SC\_R\_DC\_1 49U
- #define SC\_R\_UNUSED14 50U
- #define SC\_R\_DC\_1\_PLL\_0 51U
- #define SC\_R\_DC\_1\_PLL\_1 52U
- #define SC\_R\_SPI\_0 53U
- #define SC\_R\_SPI\_1 54U
- #define SC\_R\_SPI\_2 55U
- #define SC\_R\_SPI\_3 56U
- #define SC\_R\_UART\_0 57U
- #define SC\_R\_UART\_1 58U
- #define SC\_R\_UART\_2 59U
- #define SC\_R\_UART\_3 60U
- #define SC\_R\_UART\_4 61U
- #define SC\_R\_EMVSIM\_0 62U
- #define SC\_R\_EMVSIM\_1 63U
- #define SC\_R\_DMA\_0\_CH0 64U
- #define SC\_R\_DMA\_0\_CH1 65U
- #define SC\_R\_DMA\_0\_CH2 66U
- #define SC\_R\_DMA\_0\_CH3 67U
- #define SC\_R\_DMA\_0\_CH4 68U
- #define SC\_R\_DMA\_0\_CH5 69U
- #define SC\_R\_DMA\_0\_CH6 70U
- #define SC\_R\_DMA\_0\_CH7 71U
- #define SC\_R\_DMA\_0\_CH8 72U
- #define SC\_R\_DMA\_0\_CH9 73U
- #define SC\_R\_DMA\_0\_CH10 74U

- #define SC\_R\_DMA\_0\_CH11 75U
- #define SC\_R\_DMA\_0\_CH12 76U
- #define SC\_R\_DMA\_0\_CH13 77U
- #define SC\_R\_DMA\_0\_CH14 78U
- #define SC\_R\_DMA\_0\_CH15 79U
- #define SC\_R\_DMA\_0\_CH16 80U
- #define SC\_R\_DMA\_0\_CH17 81U
- #define SC\_R\_DMA\_0\_CH18 82U
- #define SC\_R\_DMA\_0\_CH19 83U
- #define SC\_R\_DMA\_0\_CH20 84U
- #define SC\_R\_DMA\_0\_CH21 85U
- #define SC\_R\_DMA\_0\_CH22 86U
- #define SC\_R\_DMA\_0\_CH23 87U
- #define SC\_R\_DMA\_0\_CH24 88U
- #define SC\_R\_DMA\_0\_CH25 89U
- #define SC\_R\_DMA\_0\_CH26 90U
- #define SC\_R\_DMA\_0\_CH27 91U
- #define SC\_R\_DMA\_0\_CH28 92U
- #define SC\_R\_DMA\_0\_CH29 93U
- #define SC\_R\_DMA\_0\_CH30 94U
- #define SC\_R\_DMA\_0\_CH31 95U
- #define SC\_R\_I2C\_0 96U
- #define SC\_R\_I2C\_1 97U
- #define SC\_R\_I2C\_2 98U
- #define SC\_R\_I2C\_3 99U
- #define SC\_R\_I2C\_4 100U
- #define SC\_R\_ADC\_0 101U
- #define SC\_R\_ADC\_1 102U
- #define SC\_R\_FTM\_0 103U
- #define SC\_R\_FTM\_1 104U
- #define SC\_R\_CAN\_0 105U
- #define SC\_R\_CAN\_1 106U
- #define SC\_R\_CAN\_2 107U
- #define SC\_R\_DMA\_1\_CH0 108U
- #define SC\_R\_DMA\_1\_CH1 109U
- #define SC\_R\_DMA\_1\_CH2 110U
- #define SC\_R\_DMA\_1\_CH3 111U
- #define SC\_R\_DMA\_1\_CH4 112U
- #define SC\_R\_DMA\_1\_CH5 113U
- #define SC\_R\_DMA\_1\_CH6 114U
- #define SC\_R\_DMA\_1\_CH7 115U
- #define SC\_R\_DMA\_1\_CH8 116U
- #define SC\_R\_DMA\_1\_CH9 117U
- #define SC\_R\_DMA\_1\_CH10 118U
- #define SC\_R\_DMA\_1\_CH11 119U
- #define SC\_R\_DMA\_1\_CH12 120U
- #define SC\_R\_DMA\_1\_CH13 121U
- #define SC\_R\_DMA\_1\_CH14 122U
- #define SC\_R\_DMA\_1\_CH15 123U
- #define SC\_R\_DMA\_1\_CH16 124U
- #define SC\_R\_DMA\_1\_CH17 125U
- #define SC\_R\_DMA\_1\_CH18 126U
- #define SC\_R\_DMA\_1\_CH19 127U
- #define SC\_R\_DMA\_1\_CH20 128U
- #define SC\_R\_DMA\_1\_CH21 129U
- #define SC\_R\_DMA\_1\_CH22 130U
- #define SC\_R\_DMA\_1\_CH23 131U
- #define SC\_R\_DMA\_1\_CH24 132U
- #define SC\_R\_DMA\_1\_CH25 133U
- #define SC\_R\_DMA\_1\_CH26 134U

- #define SC\_R\_DMA\_1\_CH27 135U
- #define SC\_R\_DMA\_1\_CH28 136U
- #define SC\_R\_DMA\_1\_CH29 137U
- #define SC\_R\_DMA\_1\_CH30 138U
- #define SC\_R\_DMA\_1\_CH31 139U
- #define SC\_R\_V2X\_PID0 140U
- #define SC\_R\_V2X\_PID1 141U
- #define SC\_R\_V2X\_PID2 142U
- #define SC\_R\_V2X\_PID3 143U
- #define SC\_R\_GPU\_0\_PID0 144U
- #define SC\_R\_GPU\_0\_PID1 145U
- #define SC\_R\_GPU\_0\_PID2 146U
- #define SC\_R\_GPU\_0\_PID3 147U
- #define SC\_R\_GPU\_1\_PID0 148U
- #define SC\_R\_GPU\_1\_PID1 149U
- #define SC\_R\_GPU\_1\_PID2 150U
- #define SC\_R\_GPU\_1\_PID3 151U
- #define SC\_R\_PCIE\_A 152U
- #define SC\_R\_SERDES\_0 153U
- #define SC\_R\_MATCH\_0 154U
- #define SC\_R\_MATCH\_1 155U
- #define SC\_R\_MATCH\_2 156U
- #define SC\_R\_MATCH\_3 157U
- #define SC\_R\_MATCH\_4 158U
- #define SC\_R\_MATCH\_5 159U
- #define SC\_R\_MATCH\_6 160U
- #define SC\_R\_MATCH\_7 161U
- #define SC\_R\_MATCH\_8 162U
- #define SC\_R\_MATCH\_9 163U
- #define SC\_R\_MATCH\_10 164U
- #define SC\_R\_MATCH\_11 165U
- #define SC\_R\_MATCH\_12 166U
- #define SC\_R\_MATCH\_13 167U
- #define SC\_R\_MATCH\_14 168U
- #define SC\_R\_PCIE\_B 169U
- #define SC\_R\_SATA\_0 170U
- #define SC\_R\_SERDES\_1 171U
- #define SC\_R\_HSIO\_GPIO 172U
- #define SC\_R\_MATCH\_15 173U
- #define SC\_R\_MATCH\_16 174U
- #define SC\_R\_MATCH\_17 175U
- #define SC\_R\_MATCH\_18 176U
- #define SC\_R\_MATCH\_19 177U
- #define SC\_R\_MATCH\_20 178U
- #define SC\_R\_MATCH\_21 179U
- #define SC\_R\_MATCH\_22 180U
- #define SC\_R\_MATCH\_23 181U
- #define SC\_R\_MATCH\_24 182U
- #define SC\_R\_MATCH\_25 183U
- #define SC\_R\_MATCH\_26 184U
- #define SC\_R\_MATCH\_27 185U
- #define SC\_R\_MATCH\_28 186U
- #define SC\_R\_LCD\_0 187U
- #define SC\_R\_LCD\_0\_PWM\_0 188U
- #define SC\_R\_LCD\_0\_I2C\_0 189U
- #define SC\_R\_LCD\_0\_I2C\_1 190U
- #define SC\_R\_PWM\_0 191U
- #define SC\_R\_PWM\_1 192U
- #define SC\_R\_PWM\_2 193U
- #define SC\_R\_PWM\_3 194U

- #define SC\_R\_PWM\_4 195U
- #define SC\_R\_PWM\_5 196U
- #define SC\_R\_PWM\_6 197U
- #define SC\_R\_PWM\_7 198U
- #define SC\_R\_GPIO\_0 199U
- #define SC\_R\_GPIO\_1 200U
- #define SC\_R\_GPIO\_2 201U
- #define SC\_R\_GPIO\_3 202U
- #define SC\_R\_GPIO\_4 203U
- #define SC\_R\_GPIO\_5 204U
- #define SC\_R\_GPIO\_6 205U
- #define SC\_R\_GPIO\_7 206U
- #define SC\_R\_GPT\_0 207U
- #define SC\_R\_GPT\_1 208U
- #define SC\_R\_GPT\_2 209U
- #define SC\_R\_GPT\_3 210U
- #define SC\_R\_GPT\_4 211U
- #define SC\_R\_KPP 212U
- #define SC\_R\_MU\_0A 213U
- #define SC\_R\_MU\_1A 214U
- #define SC\_R\_MU\_2A 215U
- #define SC\_R\_MU\_3A 216U
- #define SC\_R\_MU\_4A 217U
- #define SC\_R\_MU\_5A 218U
- #define SC\_R\_MU\_6A 219U
- #define SC\_R\_MU\_7A 220U
- #define SC\_R\_MU\_8A 221U
- #define SC\_R\_MU\_9A 222U
- #define SC\_R\_MU\_10A 223U
- #define SC\_R\_MU\_11A 224U
- #define SC\_R\_MU\_12A 225U
- #define SC\_R\_MU\_13A 226U
- #define SC\_R\_MU\_5B 227U
- #define SC\_R\_MU\_6B 228U
- #define SC\_R\_MU\_7B 229U
- #define SC\_R\_MU\_8B 230U
- #define SC\_R\_MU\_9B 231U
- #define SC\_R\_MU\_10B 232U
- #define SC\_R\_MU\_11B 233U
- #define SC\_R\_MU\_12B 234U
- #define SC\_R\_MU\_13B 235U
- #define SC\_R\_ROM\_0 236U
- #define SC\_R\_FSPI\_0 237U
- #define SC\_R\_FSPI\_1 238U
- #define SC\_R\_IEE 239U
- #define SC\_R\_IEE\_R0 240U
- #define SC\_R\_IEE\_R1 241U
- #define SC\_R\_IEE\_R2 242U
- #define SC\_R\_IEE\_R3 243U
- #define SC\_R\_IEE\_R4 244U
- #define SC\_R\_IEE\_R5 245U
- #define SC\_R\_IEE\_R6 246U
- #define SC\_R\_IEE\_R7 247U
- #define SC\_R\_SDHC\_0 248U
- #define SC\_R\_SDHC\_1 249U
- #define SC\_R\_SDHC\_2 250U
- #define SC\_R\_ENET\_0 251U
- #define SC\_R\_ENET\_1 252U
- #define SC\_R\_MLB\_0 253U
- #define SC\_R\_DMA\_2\_CH0 254U

- #define SC\_R\_DMA\_2\_CH1 255U
- #define SC\_R\_DMA\_2\_CH2 256U
- #define SC\_R\_DMA\_2\_CH3 257U
- #define SC\_R\_DMA\_2\_CH4 258U
- #define SC\_R\_USB\_0 259U
- #define SC\_R\_USB\_1 260U
- #define SC\_R\_USB\_0\_PHY 261U
- #define SC\_R\_USB\_2 262U
- #define SC\_R\_USB\_2\_PHY 263U
- #define SC\_R\_DTCP 264U
- #define SC\_R\_NAND 265U
- #define SC\_R\_LVDS\_0 266U
- #define SC\_R\_LVDS\_0\_PWM\_0 267U
- #define SC\_R\_LVDS\_0\_I2C\_0 268U
- #define SC\_R\_LVDS\_0\_I2C\_1 269U
- #define SC\_R\_LVDS\_1 270U
- #define SC\_R\_LVDS\_1\_PWM\_0 271U
- #define SC\_R\_LVDS\_1\_I2C\_0 272U
- #define SC\_R\_LVDS\_1\_I2C\_1 273U
- #define SC\_R\_LVDS\_2 274U
- #define SC\_R\_LVDS\_2\_PWM\_0 275U
- #define SC\_R\_LVDS\_2\_I2C\_0 276U
- #define SC\_R\_LVDS\_2\_I2C\_1 277U
- #define SC\_R\_M4\_0\_PID0 278U
- #define SC\_R\_M4\_0\_PID1 279U
- #define SC\_R\_M4\_0\_PID2 280U
- #define SC\_R\_M4\_0\_PID3 281U
- #define SC\_R\_M4\_0\_PID4 282U
- #define SC\_R\_M4\_0\_RGPI0 283U
- #define SC\_R\_M4\_0\_SEMA42 284U
- #define SC\_R\_M4\_0\_TPM 285U
- #define SC\_R\_M4\_0\_PIT 286U
- #define SC\_R\_M4\_0\_UART 287U
- #define SC\_R\_M4\_0\_I2C 288U
- #define SC\_R\_M4\_0\_INTMUX 289U
- #define SC\_R\_ENET\_0\_A0 290U
- #define SC\_R\_ENET\_0\_A1 291U
- #define SC\_R\_M4\_0\_MU\_0B 292U
- #define SC\_R\_M4\_0\_MU\_0A0 293U
- #define SC\_R\_M4\_0\_MU\_0A1 294U
- #define SC\_R\_M4\_0\_MU\_0A2 295U
- #define SC\_R\_M4\_0\_MU\_0A3 296U
- #define SC\_R\_M4\_0\_MU\_1A 297U
- #define SC\_R\_M4\_1\_PID0 298U
- #define SC\_R\_M4\_1\_PID1 299U
- #define SC\_R\_M4\_1\_PID2 300U
- #define SC\_R\_M4\_1\_PID3 301U
- #define SC\_R\_M4\_1\_PID4 302U
- #define SC\_R\_M4\_1\_RGPI0 303U
- #define SC\_R\_M4\_1\_SEMA42 304U
- #define SC\_R\_M4\_1\_TPM 305U
- #define SC\_R\_M4\_1\_PIT 306U
- #define SC\_R\_M4\_1\_UART 307U
- #define SC\_R\_M4\_1\_I2C 308U
- #define SC\_R\_M4\_1\_INTMUX 309U
- #define SC\_R\_UNUSED17 310U
- #define SC\_R\_UNUSED18 311U
- #define SC\_R\_M4\_1\_MU\_0B 312U
- #define SC\_R\_M4\_1\_MU\_0A0 313U
- #define SC\_R\_M4\_1\_MU\_0A1 314U



- #define **SC\_R\_M4\_1\_MU\_0A2** 315U
- #define **SC\_R\_M4\_1\_MU\_0A3** 316U
- #define **SC\_R\_M4\_1\_MU\_1A** 317U
- #define **SC\_R\_SAI\_0** 318U
- #define **SC\_R\_SAI\_1** 319U
- #define **SC\_R\_SAI\_2** 320U
- #define **SC\_R\_IRQSTR\_SCU2** 321U
- #define **SC\_R\_IRQSTR\_DSP** 322U
- #define **SC\_R\_ELCDIF\_PLL** 323U
- #define **SC\_R\_OCRAM** 324U
- #define **SC\_R\_AUDIO\_PLL\_0** 325U
- #define **SC\_R\_PI\_0** 326U
- #define **SC\_R\_PI\_0\_PWM\_0** 327U
- #define **SC\_R\_PI\_0\_PWM\_1** 328U
- #define **SC\_R\_PI\_0\_I2C\_0** 329U
- #define **SC\_R\_PI\_0\_PLL** 330U
- #define **SC\_R\_PI\_1** 331U
- #define **SC\_R\_PI\_1\_PWM\_0** 332U
- #define **SC\_R\_PI\_1\_PWM\_1** 333U
- #define **SC\_R\_PI\_1\_I2C\_0** 334U
- #define **SC\_R\_PI\_1\_PLL** 335U
- #define **SC\_R\_SC\_PID0** 336U
- #define **SC\_R\_SC\_PID1** 337U
- #define **SC\_R\_SC\_PID2** 338U
- #define **SC\_R\_SC\_PID3** 339U
- #define **SC\_R\_SC\_PID4** 340U
- #define **SC\_R\_SC\_SEMA42** 341U
- #define **SC\_R\_SC\_TPM** 342U
- #define **SC\_R\_SC\_PIT** 343U
- #define **SC\_R\_SC\_UART** 344U
- #define **SC\_R\_SC\_I2C** 345U
- #define **SC\_R\_SC\_MU\_0B** 346U
- #define **SC\_R\_SC\_MU\_0A0** 347U
- #define **SC\_R\_SC\_MU\_0A1** 348U
- #define **SC\_R\_SC\_MU\_0A2** 349U
- #define **SC\_R\_SC\_MU\_0A3** 350U
- #define **SC\_R\_SC\_MU\_1A** 351U
- #define **SC\_R\_SYSCNT\_RD** 352U
- #define **SC\_R\_SYSCNT\_CMP** 353U
- #define **SC\_R\_DEBUG** 354U
- #define **SC\_R\_SYSTEM** 355U
- #define **SC\_R\_SNVS** 356U
- #define **SC\_R\_OTP** 357U
- #define **SC\_R\_VPU\_PID0** 358U
- #define **SC\_R\_VPU\_PID1** 359U
- #define **SC\_R\_VPU\_PID2** 360U
- #define **SC\_R\_VPU\_PID3** 361U
- #define **SC\_R\_VPU\_PID4** 362U
- #define **SC\_R\_VPU\_PID5** 363U
- #define **SC\_R\_VPU\_PID6** 364U
- #define **SC\_R\_VPU\_PID7** 365U
- #define **SC\_R\_ENET\_0\_A2** 366U
- #define **SC\_R\_ENET\_1\_A0** 367U
- #define **SC\_R\_ENET\_1\_A1** 368U
- #define **SC\_R\_ENET\_1\_A2** 369U
- #define **SC\_R\_ENET\_1\_A3** 370U
- #define **SC\_R\_ENET\_1\_A4** 371U
- #define **SC\_R\_DMA\_4\_CH0** 372U
- #define **SC\_R\_DMA\_4\_CH1** 373U
- #define **SC\_R\_DMA\_4\_CH2** 374U

- #define SC\_R\_DMA\_4\_CH3 375U
- #define SC\_R\_DMA\_4\_CH4 376U
- #define SC\_R\_ISI\_CH0 377U
- #define SC\_R\_ISI\_CH1 378U
- #define SC\_R\_ISI\_CH2 379U
- #define SC\_R\_ISI\_CH3 380U
- #define SC\_R\_ISI\_CH4 381U
- #define SC\_R\_ISI\_CH5 382U
- #define SC\_R\_ISI\_CH6 383U
- #define SC\_R\_ISI\_CH7 384U
- #define SC\_R\_MJPEG\_DEC\_S0 385U
- #define SC\_R\_MJPEG\_DEC\_S1 386U
- #define SC\_R\_MJPEG\_DEC\_S2 387U
- #define SC\_R\_MJPEG\_DEC\_S3 388U
- #define SC\_R\_MJPEG\_ENC\_S0 389U
- #define SC\_R\_MJPEG\_ENC\_S1 390U
- #define SC\_R\_MJPEG\_ENC\_S2 391U
- #define SC\_R\_MJPEG\_ENC\_S3 392U
- #define SC\_R\_MIPI\_0 393U
- #define SC\_R\_MIPI\_0\_PWM\_0 394U
- #define SC\_R\_MIPI\_0\_I2C\_0 395U
- #define SC\_R\_MIPI\_0\_I2C\_1 396U
- #define SC\_R\_MIPI\_1 397U
- #define SC\_R\_MIPI\_1\_PWM\_0 398U
- #define SC\_R\_MIPI\_1\_I2C\_0 399U
- #define SC\_R\_MIPI\_1\_I2C\_1 400U
- #define SC\_R\_CSI\_0 401U
- #define SC\_R\_CSI\_0\_PWM\_0 402U
- #define SC\_R\_CSI\_0\_I2C\_0 403U
- #define SC\_R\_CSI\_1 404U
- #define SC\_R\_CSI\_1\_PWM\_0 405U
- #define SC\_R\_CSI\_1\_I2C\_0 406U
- #define SC\_R\_HDMI 407U
- #define SC\_R\_HDMI\_I2S 408U
- #define SC\_R\_HDMI\_I2C\_0 409U
- #define SC\_R\_HDMI\_PLL\_0 410U
- #define SC\_R\_HDMI\_RX 411U
- #define SC\_R\_HDMI\_RX\_BYPASS 412U
- #define SC\_R\_HDMI\_RX\_I2C\_0 413U
- #define SC\_R\_ASRC\_0 414U
- #define SC\_R\_ESAI\_0 415U
- #define SC\_R\_SPDIF\_0 416U
- #define SC\_R\_SPDIF\_1 417U
- #define SC\_R\_SAI\_3 418U
- #define SC\_R\_SAI\_4 419U
- #define SC\_R\_SAI\_5 420U
- #define SC\_R\_GPT\_5 421U
- #define SC\_R\_GPT\_6 422U
- #define SC\_R\_GPT\_7 423U
- #define SC\_R\_GPT\_8 424U
- #define SC\_R\_GPT\_9 425U
- #define SC\_R\_GPT\_10 426U
- #define SC\_R\_DMA\_2\_CH5 427U
- #define SC\_R\_DMA\_2\_CH6 428U
- #define SC\_R\_DMA\_2\_CH7 429U
- #define SC\_R\_DMA\_2\_CH8 430U
- #define SC\_R\_DMA\_2\_CH9 431U
- #define SC\_R\_DMA\_2\_CH10 432U
- #define SC\_R\_DMA\_2\_CH11 433U
- #define SC\_R\_DMA\_2\_CH12 434U

- #define SC\_R\_DMA\_2\_CH13 435U
- #define SC\_R\_DMA\_2\_CH14 436U
- #define SC\_R\_DMA\_2\_CH15 437U
- #define SC\_R\_DMA\_2\_CH16 438U
- #define SC\_R\_DMA\_2\_CH17 439U
- #define SC\_R\_DMA\_2\_CH18 440U
- #define SC\_R\_DMA\_2\_CH19 441U
- #define SC\_R\_DMA\_2\_CH20 442U
- #define SC\_R\_DMA\_2\_CH21 443U
- #define SC\_R\_DMA\_2\_CH22 444U
- #define SC\_R\_DMA\_2\_CH23 445U
- #define SC\_R\_DMA\_2\_CH24 446U
- #define SC\_R\_DMA\_2\_CH25 447U
- #define SC\_R\_DMA\_2\_CH26 448U
- #define SC\_R\_DMA\_2\_CH27 449U
- #define SC\_R\_DMA\_2\_CH28 450U
- #define SC\_R\_DMA\_2\_CH29 451U
- #define SC\_R\_DMA\_2\_CH30 452U
- #define SC\_R\_DMA\_2\_CH31 453U
- #define SC\_R\_ASRC\_1 454U
- #define SC\_R\_ESAI\_1 455U
- #define SC\_R\_SAI\_6 456U
- #define SC\_R\_SAI\_7 457U
- #define SC\_R\_AMIX 458U
- #define SC\_R\_MQS\_0 459U
- #define SC\_R\_DMA\_3\_CH0 460U
- #define SC\_R\_DMA\_3\_CH1 461U
- #define SC\_R\_DMA\_3\_CH2 462U
- #define SC\_R\_DMA\_3\_CH3 463U
- #define SC\_R\_DMA\_3\_CH4 464U
- #define SC\_R\_DMA\_3\_CH5 465U
- #define SC\_R\_DMA\_3\_CH6 466U
- #define SC\_R\_DMA\_3\_CH7 467U
- #define SC\_R\_DMA\_3\_CH8 468U
- #define SC\_R\_DMA\_3\_CH9 469U
- #define SC\_R\_DMA\_3\_CH10 470U
- #define SC\_R\_DMA\_3\_CH11 471U
- #define SC\_R\_DMA\_3\_CH12 472U
- #define SC\_R\_DMA\_3\_CH13 473U
- #define SC\_R\_DMA\_3\_CH14 474U
- #define SC\_R\_DMA\_3\_CH15 475U
- #define SC\_R\_DMA\_3\_CH16 476U
- #define SC\_R\_DMA\_3\_CH17 477U
- #define SC\_R\_DMA\_3\_CH18 478U
- #define SC\_R\_DMA\_3\_CH19 479U
- #define SC\_R\_DMA\_3\_CH20 480U
- #define SC\_R\_DMA\_3\_CH21 481U
- #define SC\_R\_DMA\_3\_CH22 482U
- #define SC\_R\_DMA\_3\_CH23 483U
- #define SC\_R\_DMA\_3\_CH24 484U
- #define SC\_R\_DMA\_3\_CH25 485U
- #define SC\_R\_DMA\_3\_CH26 486U
- #define SC\_R\_DMA\_3\_CH27 487U
- #define SC\_R\_DMA\_3\_CH28 488U
- #define SC\_R\_DMA\_3\_CH29 489U
- #define SC\_R\_DMA\_3\_CH30 490U
- #define SC\_R\_DMA\_3\_CH31 491U
- #define SC\_R\_AUDIO\_PLL\_1 492U
- #define SC\_R\_AUDIO\_CLK\_0 493U
- #define SC\_R\_AUDIO\_CLK\_1 494U

- #define **SC\_R\_MCLK\_OUT\_0** 495U
- #define **SC\_R\_MCLK\_OUT\_1** 496U
- #define **SC\_R\_PMIC\_0** 497U
- #define **SC\_R\_PMIC\_1** 498U
- #define **SC\_R\_SECO** 499U
- #define **SC\_R\_CAAM\_JR1** 500U
- #define **SC\_R\_CAAM\_JR2** 501U
- #define **SC\_R\_CAAM\_JR3** 502U
- #define **SC\_R\_SECO\_MU\_2** 503U
- #define **SC\_R\_SECO\_MU\_3** 504U
- #define **SC\_R\_SECO\_MU\_4** 505U
- #define **SC\_R\_HDMI\_RX\_PWM\_0** 506U
- #define **SC\_R\_A35** 507U
- #define **SC\_R\_A35\_0** 508U
- #define **SC\_R\_A35\_1** 509U
- #define **SC\_R\_A35\_2** 510U
- #define **SC\_R\_A35\_3** 511U
- #define **SC\_R\_DSP** 512U
- #define **SC\_R\_DSP\_RAM** 513U
- #define **SC\_R\_CAAM\_JR1\_OUT** 514U
- #define **SC\_R\_CAAM\_JR2\_OUT** 515U
- #define **SC\_R\_CAAM\_JR3\_OUT** 516U
- #define **SC\_R\_VPU\_DEC\_0** 517U
- #define **SC\_R\_VPU\_ENC\_0** 518U
- #define **SC\_R\_CAAM\_JR0** 519U
- #define **SC\_R\_CAAM\_JR0\_OUT** 520U
- #define **SC\_R\_PMIC\_2** 521U
- #define **SC\_R\_DBLOGIC** 522U
- #define **SC\_R\_HDMI\_PLL\_1** 523U
- #define **SC\_R\_BOARD\_R0** 524U
- #define **SC\_R\_BOARD\_R1** 525U
- #define **SC\_R\_BOARD\_R2** 526U
- #define **SC\_R\_BOARD\_R3** 527U
- #define **SC\_R\_BOARD\_R4** 528U
- #define **SC\_R\_BOARD\_R5** 529U
- #define **SC\_R\_BOARD\_R6** 530U
- #define **SC\_R\_BOARD\_R7** 531U
- #define **SC\_R\_MJPEG\_DEC\_MP** 532U
- #define **SC\_R\_MJPEG\_ENC\_MP** 533U
- #define **SC\_R\_VPU\_TS\_0** 534U
- #define **SC\_R\_VPU\_MU\_0** 535U
- #define **SC\_R\_VPU\_MU\_1** 536U
- #define **SC\_R\_VPU\_MU\_2** 537U
- #define **SC\_R\_VPU\_MU\_3** 538U
- #define **SC\_R\_VPU\_ENC\_1** 539U
- #define **SC\_R\_VPU** 540U
- #define **SC\_R\_DMA\_5\_CH0** 541U
- #define **SC\_R\_DMA\_5\_CH1** 542U
- #define **SC\_R\_DMA\_5\_CH2** 543U
- #define **SC\_R\_DMA\_5\_CH3** 544U
- #define **SC\_R\_ATTESTATION** 545U
- #define **SC\_R\_LAST** 546U
- #define **SC\_R\_ALL** ((**sc\_rsrc\_t**) UINT16\_MAX)

*All resources.*

## Typedefs

- typedef [uint8\\_t](#) [sc\\_bool\\_t](#)  
*This type is used to store a boolean.*
- typedef [uint64\\_t](#) [sc\\_faddr\\_t](#)  
*This type is used to store a system (full-size) address.*
- typedef [uint8\\_t](#) [sc\\_err\\_t](#)  
*This type is used to indicate error response for most functions.*
- typedef [uint16\\_t](#) [sc\\_rsrc\\_t](#)  
*This type is used to indicate a resource.*
- typedef [uint32\\_t](#) [sc\\_ctrl\\_t](#)  
*This type is used to indicate a control.*
- typedef [uint16\\_t](#) [sc\\_pad\\_t](#)  
*This type is used to indicate a pad.*
- typedef `__INT8_TYPE__` [int8\\_t](#)  
*Type used to declare an 8-bit integer.*
- typedef `__INT16_TYPE__` [int16\\_t](#)  
*Type used to declare a 16-bit integer.*
- typedef `__INT32_TYPE__` [int32\\_t](#)  
*Type used to declare a 32-bit integer.*
- typedef `__INT64_TYPE__` [int64\\_t](#)  
*Type used to declare a 64-bit integer.*
- typedef `__UINT8_TYPE__` [uint8\\_t](#)  
*Type used to declare an 8-bit unsigned integer.*
- typedef `__UINT16_TYPE__` [uint16\\_t](#)  
*Type used to declare a 16-bit unsigned integer.*
- typedef `__UINT32_TYPE__` [uint32\\_t](#)  
*Type used to declare a 32-bit unsigned integer.*
- typedef `__UINT64_TYPE__` [uint64\\_t](#)  
*Type used to declare a 64-bit unsigned integer.*

### 18.20.1 Detailed Description

Header file containing types used across multiple service APIs.

### 18.20.2 Macro Definition Documentation

#### 18.20.2.1 SC\_R\_NONE

```
#define SC_R_NONE 0xFFF0U
```

Define for ATF/Linux.

Not used by SCFW. Not a valid parameter for any SCFW API calls!

### 18.20.2.2 SC\_P\_ALL

```
#define SC_P_ALL ((sc_pad_t) UINT16_MAX)
```

Define for used to specify all pads.

All pads

Examples

[board.c](#).

## 18.20.3 Typedef Documentation

### 18.20.3.1 sc\_rsrc\_t

```
typedef uint16_t sc_rsrc_t
```

This type is used to indicate a resource.

Resources include peripherals and bus masters (but not memory regions). Note items from list should never be changed or removed (only added to at the end of the list).

### 18.20.3.2 sc\_pad\_t

```
typedef uint16_t sc_pad_t
```

This type is used to indicate a pad.

Valid values are SoC specific.

Refer to the SoC Pad List for valid pad values.

## 18.21 platform/ss/inf/inf.h File Reference

Common functions for interfacing with the subsystems.

### Data Structures

- struct [sc\\_rsrc\\_map\\_t](#)  
*This type is used store static constant info to map resources to the containing subsystem.*
- struct [ss\\_rsrc\\_info\\_t](#)  
*This type is used store static constant info about resources in a subsystem.*
- struct [ss\\_ctrl\\_info\\_t](#)  
*This type is used store static constant info about controls in a subsystem.*
- struct [ss\\_pd\\_info\\_t](#)  
*This type is used to store static constant info about the power domains in the subsystem.*

- struct [ss\\_xexp\\_info\\_t](#)  
*This type is used to store static constant info about resources to keep assigned to the SCU or associated with another resource.*
- struct [ss\\_mdac\\_info\\_t](#)  
*This type is used to store static constant info about the MDACs in a subsystem.*
- struct [ss\\_msc\\_info\\_t](#)  
*This type is used to store static constant info about the MSCs in a subsystem.*
- struct [ss\\_mrc\\_info\\_t](#)  
*This type is used to store static constant info about the MRCs in a subsystem.*
- struct [ss\\_base\\_info\\_t](#)  
*This type is used to store static constant info about a subsystem.*
- struct [ss\\_clk\\_data\\_t](#)  
*This type is used to store dynamic data about the clocks/PLLs in the subsystem.*
- struct [ss\\_base\\_data\\_t](#)  
*This type is used to store dynamic data about a subsystem.*

## Macros

- #define [SS\\_CLK\\_W](#) 6U  
*Width of ss\_clock\_t.*
- #define [SS\\_PLL\\_W](#) 2U  
*Width of ss\_pll\_t.*
- #define [SS\\_IO\\_W](#) 4U  
*Width of ss\_io\_type\_t.*
- #define [SS\\_XEXP\\_W](#) 8U  
*Width of ss\_xexp\_idx\_t.*
- #define [SS\\_FIELD\\_POS\\_W](#) 16U  
*Width of I/O field position.*
- #define [SS\\_FIELD\\_WID\\_W](#) 6U  
*Width of I/O field width.*
- #define [SS\\_CID\\_W](#) 4U  
*Width of CPU ID.*
- #define [SS\\_IDX\\_W](#) 8U  
*Width of SS index.*
- #define [SS\\_NUM\\_SSI\\_W](#) 2U  
*Width of num SSIs.*
- #define [SS\\_MAX\\_CLK](#) 35U  
*Max number of clocks per subsystem.*
- #define [SS\\_MAX\\_PLL](#) 3U  
*Max number of PLLs per subsystem.*
- #define [SS\\_MAX\\_PM\\_CLKS](#) 5U
- #define [NV](#) ((uint8\_t) UINT8\_MAX)  
*Define to indicate invalid power domains and clocks.*
- #define [RSRC](#)(R, I, X)  
*Define to fill in a [sc\\_rsrc\\_map\\_t](#) variable.*
- #define [SS\\_I1](#) 0x8001U
- #define [XNFO\\_DL](#) {0U, 0U}

- #define [BASE\\_INFO](#)(XEXP\_INFO, MDAC\_INFO, PAC\_INFO, MSC\_INFO, MRC\_INFO, CTRL\_INFO)  
*Define to fill in a [ss\\_base\\_info\\_t](#) variable (with XRDC)*
- #define [RNFO](#)(PWD, C1, C2, C3, C4, C5, M, P, X, MI, PI, MATCHF, MASKF)  
*Define to fill in a [ss\\_rsrc\\_info\\_t](#) variable (with XRDC)*
- #define [XNFO](#)(S, N)  
*Define to fill in a [ss\\_xexp\\_info\\_t](#) variable.*
- #define [TNFO](#)(R, C, IO, B, W)  
*Define to fill in a [ss\\_ctrl\\_info\\_t](#) variable.*
- #define [MNFO](#)(P, ST, EN, AJ, M, I, SL, PWD, SB, C)  
*Define to fill in a [ss\\_mrc\\_info\\_t](#) variable.*

## Typedefs

- typedef [uint8\\_t](#) [ss\\_idx\\_t](#)  
*Type for a ss resource index.*
- typedef [sc\\_rm\\_idx\\_t](#) [ss\\_ridx\\_t](#)  
*Type for a resource index.*
- typedef [uint8\\_t](#) [ss\\_clock\\_t](#)  
*Type for a clock index.*
- typedef [uint8\\_t](#) [ss\\_pll\\_t](#)  
*Type for a PLL index.*
- typedef [uint8\\_t](#) [ss\\_xexp\\_idx\\_t](#)  
*Type for an XRDC expansion info index.*
- typedef [xrdc\\_pac\\_info\\_t](#) [ss\\_pac\\_info\\_t](#)  
*This type is used to store static constant info about the PACs in a subsystem.*
- typedef [sc\\_bool\\_t](#)(\* [ss\\_dsc\\_l2irq\\_handler](#)) ([sc\\_dsc\\_t](#) dsc, [uint32\\_t](#) irqIndex)  
*Type for IRQ handler.*

## Enumerations

- enum [ss\\_prepost\\_t](#) { [SS\\_PREAMBLE](#), [SS\\_POSTAMBLE](#) }  
*This type is used to indicate pre- or post-amble function calls.*
- enum [ss\\_io\\_type\\_t](#) {  
    [SS\\_IO\\_GPR\\_CTRL](#), [SS\\_IO\\_GPR\\_STAT](#), [SS\\_IO\\_CSR](#), [SS\\_IO\\_CSR2](#),  
    [SS\\_IO\\_CSR3](#), [SS\\_IO\\_AI\\_RW](#), [SS\\_IO\\_AI\\_RO](#), [SS\\_IO\\_RST\\_CTRL](#),  
    [SS\\_IO\\_BRD\\_CTRL](#), [SS\\_IO\\_SW\\_CTRL](#) }  
*This type is used to indicate type of DSC I/O.*



## Functions

### Interface Functions

- void [ss\\_init](#) (sc\_sub\_t ss, [sc\\_bool\\_t](#) api\_phase)  
*This function initializes a subsystem.*
- void [ss\\_trans\\_power\\_mode](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_power\\_mode\\_t](#) from\_mode, [sc\\_pm\\_power\\_mode\\_t](#) to\_mode)  
*This function transitions a resource from one power mode to another.*
- [sc\\_err\\_t](#) [ss\\_rsrc\\_reset](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) pre)  
*This function requests a resource be reset.*
- [sc\\_err\\_t](#) [ss\\_set\\_cpu\\_power\\_mode](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_pm\\_wake\\_src\\_t](#) wake\_src)  
*This function requests the power power mode to be entered for some resources under certain circumstances.*
- [sc\\_err\\_t](#) [ss\\_set\\_cpu\\_resume](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_bool\\_t](#) isPrimary, [sc\\_faddr\\_t](#) addr)  
*This function sets the resume address of a CPU.*
- [sc\\_err\\_t](#) [ss\\_req\\_sys\\_if\\_power\\_mode](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_sys\\_if\\_t](#) sys\_if, [sc\\_pm\\_power\\_mode\\_t](#) hpm, [sc\\_pm\\_power\\_mode\\_t](#) lpm)  
*This function requests the power mode for system-level interfaces including messaging units, interconnect, and memories.*
- [sc\\_err\\_t](#) [ss\\_set\\_clock\\_rate](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function sets a clock rate.*
- [sc\\_err\\_t](#) [ss\\_get\\_clock\\_rate](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function gets a clock rate.*
- [sc\\_err\\_t](#) [ss\\_clock\\_enable](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_bool\\_t](#) enable, [sc\\_bool\\_t](#) autog)  
*This function enables a clock.*
- [sc\\_err\\_t](#) [ss\\_force\\_clock\\_enable](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_bool\\_t](#) enable)  
*This function enables a clock.*
- [sc\\_err\\_t](#) [ss\\_set\\_clock\\_parent](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) new\_parent)  
*This function sets the parent of a resource's clock.*
- [sc\\_err\\_t](#) [ss\\_get\\_clock\\_parent](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) \*parent)  
*This function gets the parent of a resource's clock.*
- [sc\\_bool\\_t](#) [ss\\_is\\_rsrc\\_accessible](#) ([ss\\_ridx\\_t](#) rsrc\_idx)  
*This function returns the functional state of a resource.*
- void [ss\\_mu\\_irq](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [uint32\\_t](#) mask)  
*This function triggers an interrupt on an MU.*
- [sc\\_err\\_t](#) [ss\\_cpu\\_start](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_bool\\_t](#) enable, [sc\\_faddr\\_t](#) addr)  
*This function starts or stops a subsystem CPU.*
- void [ss\\_rdc\\_enable](#) (sc\_sub\_t ss, [sc\\_bool\\_t](#) master)  
*This function enables the subsystem hardware resource manager.*
- void [ss\\_rdc\\_set\\_master](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_bool\\_t](#) valid, [sc\\_bool\\_t](#) lock, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_rm\\_did\\_t](#) did, [sc\\_rm\\_sid\\_t](#) sid, [uint8\\_t](#) cid)  
*This function configures a subsystem master.*
- void [ss\\_rdc\\_set\\_peripheral](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_bool\\_t](#) valid, [sc\\_bool\\_t](#) lock, const [sc\\_rm\\_perm\\_t](#) \*perms, [sc\\_bool\\_t](#) no\_update)  
*This function configures a subsystem peripheral.*
- [sc\\_err\\_t](#) [ss\\_rdc\\_set\\_memory](#) ([sc\\_faddr\\_t](#) start, [sc\\_faddr\\_t](#) end, [sc\\_bool\\_t](#) valid, const [sc\\_rm\\_perm\\_t](#) \*perms, [sc\\_rm\\_det\\_t](#) det, [sc\\_rm\\_rmsg\\_t](#) rmsg, [sc\\_faddr\\_t](#) new\_start, [sc\\_faddr\\_t](#) new\_end)  
*This function configures a memory region.*
- [sc\\_err\\_t](#) [ss\\_set\\_control](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [uint32\\_t](#) ctrl, [uint32\\_t](#) val)  
*This function sets a miscellaneous control value.*
- [sc\\_err\\_t](#) [ss\\_get\\_control](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [uint32\\_t](#) ctrl, [uint32\\_t](#) \*val)  
*This function gets a miscellaneous control value.*
- [sc\\_err\\_t](#) [ss\\_irq\\_enable](#) ([ss\\_ridx\\_t](#) rsrc\_idx, [sc\\_irq\\_group\\_t](#) group, [uint32\\_t](#) mask, [sc\\_bool\\_t](#) enable)  
*This function enables/disables interrupts.*

- `sc_err_t ss_irq_status` (`ss_ridx_t` rsrc\_idx, `sc_irq_group_t` group, `uint32_t` \*status)  
*This function returns the current interrupt status.*
- `void ss_irq_trigger` (`sc_irq_group_t` group, `uint32_t` irq, `sc_rm_pt_t` pt)  
*This function triggers an interrupt.*
- `void ss_dump` (`sc_sub_t` ss, `sc_bool_t` xrdc, `sc_bool_t` dsc, `sc_bool_t` clk)  
*This function dumps the state of a subsystem.*

## Helper Functions

- `void ss_do_mem_repair` (`sc_sub_t` ss, `dsc_pdom_t` pd, `sc_bool_t` enable)  
*This function runs manual memory repair on a subsystem.*
- `void ss_updown` (`sc_sub_t` ss, `sc_bool_t` up)  
*This function is used to configure SS features after a SS is fully powered up (SSI link enabled) or before powering down.*
- `void ss_prepost_power_mode` (`sc_sub_t` ss, `dsc_pdom_t` pd, `ss_prepost_t` type, `sc_pm_power_mode_t` from\_mode, `sc_pm_power_mode_t` to\_mode, `sc_bool_t` rom\_boot)  
*This function is a pre- and post-amble for power domain power mode transitions.*
- `void ss_iso_disable` (`sc_sub_t` ss, `dsc_pdom_t` pd, `sc_bool_t` enable)  
*This function enables/disables the isolation in a subsystem.*
- `void ss_link_enable` (`sc_sub_t` ss, `dsc_pdom_t` pd, `sc_bool_t` enable)  
*This function enables/disables the interfaces in a subsystem.*
- `void ss_ssi_power` (`sc_sub_t` ss, `sc_bool_t` enable)  
*This function enables/disables a subsystem's SSI ports.*
- `void ss_ssi_bhole_mode` (`sc_sub_t` ss, `sc_sub_t` remote, `uint8_t` port, `sc_bool_t` enable)  
*This function enables/disables black hole mode of an SSI.*
- `void ss_ssi_pause_mode` (`sc_sub_t` ss, `sc_sub_t` remote, `uint8_t` port, `sc_bool_t` enable)  
*This function enables/disables pause mode of an SSI.*
- `void ss_ssi_wait_idle` (`sc_sub_t` ss, `sc_sub_t` remote, `uint8_t` port)  
*This function waits for an SSI to become idle.*
- `void ss_adb_enable` (`sc_sub_t` ss, `sc_sub_t` remote, `sc_bool_t` enable)  
*This function setups an ADB interface between two ss.*
- `void ss_adb_wait` (`sc_sub_t` ss, `sc_sub_t` remote, `sc_bool_t` enable)  
*This function waits for the ADB to be powered up.*
- `void ss_prepost_clock_mode` (`sc_sub_t` ss, `ss_clock_t` clk, `ss_prepost_t` type, `sc_pm_clk_mode_t` from\_mode, `sc_pm_clk_mode_t` to\_mode)  
*This function is a pre- and post-amble for clock mode transitions.*
- `sc_bool_t ss_rdc_is_did_vld` (`sc_sub_t` ss, `const sc_rm_perm_t` \*perms)  
*This function checks if a subsystem generates transactions matching domains.*
- `sc_rsrc_t ss_get_resource` (`sc_sub_t` ss, `ss_idx_t` ss\_idx)  
*This function returns a system-wide resource from a subsystem and subsystem relative resource index.*
- `sc_bool_t ss_overlap` (`sc_faddr_t` start1, `sc_faddr_t` end1, `sc_faddr_t` start2, `sc_faddr_t` end2)  
*This function determines if two memory regions overlap.*
- `sc_bool_t ss_temp_sensor` (`ss_ridx_t` rsrc\_idx)  
*This function gets temp sensor availability of a subsystem.*

## Variables

- `const sc_ss_ep_t sc_ss_ep` [SC\_SUBSYS\_LAST+1U]
- `ss_base_data_t sc_ss_data` [SC\_SUBSYS\_LAST+1U]

### 18.21.1 Detailed Description

Common functions for interfacing with the subsystems.

## 18.22 platform/svc/misc/api.h File Reference

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

### Macros

- #define `SC_MISC_DMA_GRP_MAX` 31U  
*Max DMA channel priority group.*

#### Defines for type widths

- #define `SC_MISC_DMA_GRP_W` 5U  
*Width of `sc_misc_dma_group_t`.*

#### Defines for `sc_misc_boot_status_t`

- #define `SC_MISC_BOOT_STATUS_SUCCESS` 0U  
*Success.*
- #define `SC_MISC_BOOT_STATUS_SECURITY` 1U  
*Security violation.*

#### Defines for `sc_misc_temp_t`

- #define `SC_MISC_TEMP` 0U  
*Temp sensor.*
- #define `SC_MISC_TEMP_HIGH` 1U  
*Temp high alarm.*
- #define `SC_MISC_TEMP_LOW` 2U  
*Temp low alarm.*

#### Defines for `sc_misc_bt_t`

- #define `SC_MISC_BT_PRIMARY` 0U  
*Primary boot.*
- #define `SC_MISC_BT_SECONDARY` 1U  
*Secondary boot.*
- #define `SC_MISC_BT_RECOVERY` 2U  
*Recovery boot.*
- #define `SC_MISC_BT_MANUFACTURE` 3U  
*Manufacture boot.*
- #define `SC_MISC_BT_SERIAL` 4U  
*Serial boot.*

## Typedefs

- typedef [uint8\\_t sc\\_misc\\_dma\\_group\\_t](#)  
*This type is used to store a DMA channel priority group.*
- typedef [uint8\\_t sc\\_misc\\_boot\\_status\\_t](#)  
*This type is used report boot status.*
- typedef [uint8\\_t sc\\_misc\\_temp\\_t](#)  
*This type is used report boot status.*
- typedef [uint8\\_t sc\\_misc\\_bt\\_t](#)  
*This type is used report the boot type.*

## Functions

### Control Functions

- [sc\\_err\\_t sc\\_misc\\_set\\_control](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_ctrl\\_t](#) ctrl, [uint32\\_t](#) val)  
*This function sets a miscellaneous control value.*
- [sc\\_err\\_t sc\\_misc\\_get\\_control](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_ctrl\\_t](#) ctrl, [uint32\\_t](#) \*val)  
*This function gets a miscellaneous control value.*

### DMA Functions

- [sc\\_err\\_t sc\\_misc\\_set\\_max\\_dma\\_group](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_misc\\_dma\\_group\\_t](#) max)  
*This function configures the max DMA channel priority group for a partition.*
- [sc\\_err\\_t sc\\_misc\\_set\\_dma\\_group](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_misc\\_dma\\_group\\_t](#) group)  
*This function configures the priority group for a DMA channel.*

### Debug Functions

- void [sc\\_misc\\_debug\\_out](#) (sc\_ipc\_t ipc, [uint8\\_t](#) ch)  
*This function is used output a debug character from the SCU UART.*
- [sc\\_err\\_t sc\\_misc\\_waveform\\_capture](#) (sc\_ipc\_t ipc, [sc\\_bool\\_t](#) enable)  
*This function starts/stops emulation waveform capture.*
- void [sc\\_misc\\_build\\_info](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*build, [uint32\\_t](#) \*commit)  
*This function is used to return the SCFW build info.*
- void [sc\\_misc\\_api\\_ver](#) (sc\_ipc\_t ipc, [uint16\\_t](#) \*cl\_maj, [uint16\\_t](#) \*cl\_min, [uint16\\_t](#) \*sv\_maj, [uint16\\_t](#) \*sv\_min)  
*This function is used to return the SCFW API versions.*
- void [sc\\_misc\\_unique\\_id](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*id\_l, [uint32\\_t](#) \*id\_h)  
*This function is used to return the device's unique ID.*

### Other Functions

- [sc\\_err\\_t sc\\_misc\\_set\\_ari](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rsrc\\_t](#) resource\_mst, [uint16\\_t](#) ari, [sc\\_bool\\_t](#) enable)  
*This function configures the ARI match value for PCIe/SATA resources.*
- void [sc\\_misc\\_boot\\_status](#) (sc\_ipc\_t ipc, [sc\\_misc\\_boot\\_status\\_t](#) status)  
*This function reports boot status.*
- [sc\\_err\\_t sc\\_misc\\_boot\\_done](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) cpu)  
*This function tells the SCFW that a CPU is done booting.*
- [sc\\_err\\_t sc\\_misc\\_otp\\_fuse\\_read](#) (sc\_ipc\_t ipc, [uint32\\_t](#) word, [uint32\\_t](#) \*val)

- This function reads a given fuse word index.*
- `sc_err_t sc_misc_otf_fuse_write` (`sc_ipc_t` ipc, `uint32_t` word, `uint32_t` val)
- This function writes a given fuse word index.*
- `sc_err_t sc_misc_set_temp` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` celsius, `int8_t` tenths)
- This function sets a temp sensor alarm.*
- `sc_err_t sc_misc_get_temp` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` \*celsius, `int8_t` \*tenths)
- This function gets a temp sensor value.*
- `void sc_misc_get_boot_dev` (`sc_ipc_t` ipc, `sc_rsrc_t` \*dev)
- This function returns the boot device.*
- `sc_err_t sc_misc_get_boot_type` (`sc_ipc_t` ipc, `sc_misc_bt_t` \*type)
- This function returns the boot type.*
- `sc_err_t sc_misc_get_boot_container` (`sc_ipc_t` ipc, `uint8_t` \*idx)
- This function returns the boot container index.*
- `void sc_misc_get_button_status` (`sc_ipc_t` ipc, `sc_bool_t` \*status)
- This function returns the current status of the ON/OFF button.*
- `sc_err_t sc_misc_rompatch_checksum` (`sc_ipc_t` ipc, `uint32_t` \*checksum)
- This function returns the ROM patch checksum.*
- `sc_err_t sc_misc_board_ioctl` (`sc_ipc_t` ipc, `uint32_t` \*parm1, `uint32_t` \*parm2, `uint32_t` \*parm3)
- This function calls the board IOCTL function.*

### 18.22.1 Detailed Description

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

## 18.23 platform/svc/irq/api.h File Reference

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

### Macros

- `#define SC_IRQ_NUM_GROUP` 7U
- Number of groups.*

### Defines for `sc_irq_group_t`

- `#define SC_IRQ_GROUP_TEMP` 0U
- Temp interrupts.*
- `#define SC_IRQ_GROUP_WDOG` 1U
- Watchdog interrupts.*
- `#define SC_IRQ_GROUP_RTC` 2U
- RTC interrupts.*
- `#define SC_IRQ_GROUP_WAKE` 3U
- Wakeup interrupts.*
- `#define SC_IRQ_GROUP_SYSCTR` 4U
- System counter interrupts.*
- `#define SC_IRQ_GROUP_REBOOTED` 5U
- Partition reboot complete.*
- `#define SC_IRQ_GROUP_REBOOT` 6U

*Partition reboot starting.*

#### Defines for `sc_irq_temp_t`

- #define `SC_IRQ_TEMP_HIGH` (1UL << 0U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_HIGH` (1UL << 1U)  
*CPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU1_HIGH` (1UL << 2U)  
*CPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU0_HIGH` (1UL << 3U)  
*GPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU1_HIGH` (1UL << 4U)  
*GPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC0_HIGH` (1UL << 5U)  
*DRC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC1_HIGH` (1UL << 6U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_VPU_HIGH` (1UL << 7U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC0_HIGH` (1UL << 8U)  
*PMIC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC1_HIGH` (1UL << 9U)  
*PMIC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_LOW` (1UL << 10U)  
*Temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU0_LOW` (1UL << 11U)  
*CPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_CPU1_LOW` (1UL << 12U)  
*CPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU0_LOW` (1UL << 13U)  
*GPU0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_GPU1_LOW` (1UL << 14U)  
*GPU1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC0_LOW` (1UL << 15U)  
*DRC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_DRC1_LOW` (1UL << 16U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_VPU_LOW` (1UL << 17U)  
*DRC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC0_LOW` (1UL << 18U)  
*PMIC0 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC1_LOW` (1UL << 19U)  
*PMIC1 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC2_HIGH` (1UL << 20U)  
*PMIC2 temp alarm interrupt.*
- #define `SC_IRQ_TEMP_PMIC2_LOW` (1UL << 21U)  
*PMIC2 temp alarm interrupt.*

#### Defines for `sc_irq_wdog_t`

- #define `SC_IRQ_WDOG` (1U << 0U)  
*Watchdog interrupt.*

**Defines for `sc_irq_rtc_t`**

- `#define SC_IRQ_RTC` (1U << 0U)  
*RTC interrupt.*

**Defines for `sc_irq_wake_t`**

- `#define SC_IRQ_BUTTON` (1U << 0U)  
*Button interrupt.*
- `#define SC_IRQ_PAD` (1U << 1U)  
*Pad wakeup.*
- `#define SC_IRQ_USR1` (1U << 2U)  
*User defined 1.*
- `#define SC_IRQ_USR2` (1U << 3U)  
*User defined 2.*
- `#define SC_IRQ_BC_PAD` (1U << 4U)  
*Pad wakeup (broadcast to all partitions)*
- `#define SC_IRQ_SW_WAKE` (1U << 5U)  
*Software requested wake.*
- `#define SC_IRQ_SECVIO` (1U << 6U)  
*Security violation.*

**Defines for `sc_irq_sysctr_t`**

- `#define SC_IRQ_SYSCTR` (1U << 0U)  
*SYSCTR interrupt.*

**Typedefs**

- `typedef uint8_t sc_irq_group_t`  
*This type is used to declare an interrupt group.*
- `typedef uint8_t sc_irq_temp_t`  
*This type is used to declare a bit mask of temp interrupts.*
- `typedef uint8_t sc_irq_wdog_t`  
*This type is used to declare a bit mask of watchdog interrupts.*
- `typedef uint8_t sc_irq_rtc_t`  
*This type is used to declare a bit mask of RTC interrupts.*
- `typedef uint8_t sc_irq_wake_t`  
*This type is used to declare a bit mask of wakeup interrupts.*

**Functions**

- `sc_err_t sc_irq_enable` (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t mask, sc\_bool\_t enable)  
*This function enables/disables interrupts.*
- `sc_err_t sc_irq_status` (sc\_ipc\_t ipc, sc\_rsrc\_t resource, sc\_irq\_group\_t group, uint32\_t \*status)  
*This function returns the current interrupt status (regardless if masked).*

### 18.23.1 Detailed Description

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

## 18.24 platform/svc/pad/api.h File Reference

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

### Macros

#### Defines for type widths

- #define [SC\\_PAD\\_MUX\\_W](#) 3U  
*Width of mux parameter.*

#### Defines for `sc_pad_config_t`

- #define [SC\\_PAD\\_CONFIG\\_NORMAL](#) 0U  
*Normal.*
- #define [SC\\_PAD\\_CONFIG\\_OD](#) 1U  
*Open Drain.*
- #define [SC\\_PAD\\_CONFIG\\_OD\\_IN](#) 2U  
*Open Drain and input.*
- #define [SC\\_PAD\\_CONFIG\\_OUT\\_IN](#) 3U  
*Output and input.*

#### Defines for `sc_pad_iso_t`

- #define [SC\\_PAD\\_ISO\\_OFF](#) 0U  
*ISO latch is transparent.*
- #define [SC\\_PAD\\_ISO\\_EARLY](#) 1U  
*Follow EARLY\_ISO.*
- #define [SC\\_PAD\\_ISO\\_LATE](#) 2U  
*Follow LATE\_ISO.*
- #define [SC\\_PAD\\_ISO\\_ON](#) 3U  
*ISO latched data is held.*

#### Defines for `sc_pad_28fdsoi_dse_t`

- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_1MA](#) 0U  
*Drive strength of 1mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_2MA](#) 1U  
*Drive strength of 2mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_4MA](#) 2U  
*Drive strength of 4mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_6MA](#) 3U  
*Drive strength of 6mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_8MA](#) 4U  
*Drive strength of 8mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_10MA](#) 5U  
*Drive strength of 10mA for 1.8v.*



- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_12MA](#) 6U  
*Drive strength of 12mA for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_18V\\_HS](#) 7U  
*High-speed drive strength for 1.8v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_33V\\_2MA](#) 0U  
*Drive strength of 2mA for 3.3v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_33V\\_4MA](#) 1U  
*Drive strength of 4mA for 3.3v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_33V\\_8MA](#) 2U  
*Drive strength of 8mA for 3.3v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_33V\\_12MA](#) 3U  
*Drive strength of 12mA for 3.3v.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_DV\\_HIGH](#) 0U  
*High drive strength for dual volt.*
- #define [SC\\_PAD\\_28FDSOI\\_DSE\\_DV\\_LOW](#) 1U  
*Low drive strength for dual volt.*

#### Defines for `sc_pad_28fdsoi_ps_t`

- #define [SC\\_PAD\\_28FDSOI\\_PS\\_KEEPER](#) 0U  
*Bus-keeper (only valid for 1.8v)*
- #define [SC\\_PAD\\_28FDSOI\\_PS\\_PU](#) 1U  
*Pull-up.*
- #define [SC\\_PAD\\_28FDSOI\\_PS\\_PD](#) 2U  
*Pull-down.*
- #define [SC\\_PAD\\_28FDSOI\\_PS\\_NONE](#) 3U  
*No pull (disabled)*

#### Defines for `sc_pad_28fdsoi_pus_t`

- #define [SC\\_PAD\\_28FDSOI\\_PUS\\_30K\\_PD](#) 0U  
*30K pull-down*
- #define [SC\\_PAD\\_28FDSOI\\_PUS\\_100K\\_PU](#) 1U  
*100K pull-up*
- #define [SC\\_PAD\\_28FDSOI\\_PUS\\_3K\\_PU](#) 2U  
*3K pull-up*
- #define [SC\\_PAD\\_28FDSOI\\_PUS\\_30K\\_PU](#) 3U  
*30K pull-up*

#### Defines for `sc_pad_wakeup_t`

- #define [SC\\_PAD\\_WAKEUP\\_OFF](#) 0U  
*Off.*
- #define [SC\\_PAD\\_WAKEUP\\_CLEAR](#) 1U  
*Clears pending flag.*
- #define [SC\\_PAD\\_WAKEUP\\_LOW\\_LVL](#) 4U  
*Low level.*
- #define [SC\\_PAD\\_WAKEUP\\_FALL\\_EDGE](#) 5U  
*Falling edge.*
- #define [SC\\_PAD\\_WAKEUP\\_RISE\\_EDGE](#) 6U  
*Rising edge.*
- #define [SC\\_PAD\\_WAKEUP\\_HIGH\\_LVL](#) 7U  
*High-level.*

## Typedefs

- typedef [uint8\\_t sc\\_pad\\_config\\_t](#)  
*This type is used to declare a pad config.*
- typedef [uint8\\_t sc\\_pad\\_iso\\_t](#)  
*This type is used to declare a pad low-power isolation config.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_dse\\_t](#)  
*This type is used to declare a drive strength.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_ps\\_t](#)  
*This type is used to declare a pull select.*
- typedef [uint8\\_t sc\\_pad\\_28fdsoi\\_pus\\_t](#)  
*This type is used to declare a pull-up select.*
- typedef [uint8\\_t sc\\_pad\\_wakeup\\_t](#)  
*This type is used to declare a wakeup mode of a pad.*

## Functions

### Generic Functions

- [sc\\_err\\_t sc\\_pad\\_set\\_mux](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso)  
*This function configures the mux settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_mux](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso)  
*This function gets the mux settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) ctrl)  
*This function configures the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*ctrl)  
*This function gets the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_set\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures the wakeup mode of the pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets the wakeup mode of a pad.*
- [sc\\_err\\_t sc\\_pad\\_set\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso, [uint32\\_t](#) ctrl, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures a pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso, [uint32\\_t](#) \*ctrl, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets a pad's config.*

### SoC Specific Functions

- [sc\\_err\\_t sc\\_pad\\_set](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) val)  
*This function configures the settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_get](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*val)  
*This function gets the settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_config](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) val)  
*This function writes a configuration register.*

### Technology Specific Functions

- `sc_err_t sc_pad_set_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_pad_28fdsoi_ps_t ps`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_pad_28fdsoi_ps_t *ps`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t dse`, `sc_bool_t hys`, `sc_pad_28fdsoi_pus_t pus`, `sc_bool_t pke`, `sc_bool_t pue`)  
*This function configures the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_hsic` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_28fdsoi_dse_t *dse`, `sc_bool_t *hys`, `sc_pad_28fdsoi_pus_t *pus`, `sc_bool_t *pke`, `sc_bool_t *pue`)  
*This function gets the pad control specific to 28FDSOI.*
- `sc_err_t sc_pad_set_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t compen`, `sc_bool_t fastfrz`, `uint8_t rasrcp`, `uint8_t rasrcn`, `sc_bool_t nasrc_sel`, `sc_bool_t psw_ovr`)  
*This function configures the compensation control specific to 28FDSOI.*
- `sc_err_t sc_pad_get_gp_28fdsoi_comp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *compen`, `sc_bool_t *fastfrz`, `uint8_t *rasrcp`, `uint8_t *rasrcn`, `sc_bool_t *nasrc_sel`, `sc_bool_t *compok`, `uint8_t *nasrc`, `sc_bool_t *psw←_ovr`)  
*This function gets the compensation control specific to 28FDSOI.*

### 18.24.1 Detailed Description

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

## 18.25 platform/svc/pm/api.h File Reference

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

### Macros

#### Defines for type widths

- `#define SC_PM_POWER_MODE_W` 2U  
*Width of `sc_pm_power_mode_t`.*
- `#define SC_PM_CLOCK_MODE_W` 3U  
*Width of `sc_pm_clock_mode_t`.*
- `#define SC_PM_RESET_TYPE_W` 2U  
*Width of `sc_pm_reset_type_t`.*
- `#define SC_PM_RESET_REASON_W` 4U  
*Width of `sc_pm_reset_reason_t`.*

#### Defines for ALL parameters

- `#define SC_PM_CLK_ALL` ((`sc_pm_clk_t`) `UINT8_MAX`)  
*All clocks.*

#### Defines for `sc_pm_power_mode_t`

- `#define SC_PM_PW_MODE_OFF` 0U  
*Power off.*

- #define SC\_PM\_PW\_MODE\_STBY 1U  
*Power in standby.*
- #define SC\_PM\_PW\_MODE\_LP 2U  
*Power in low-power.*
- #define SC\_PM\_PW\_MODE\_ON 3U  
*Power on.*

#### Defines for sc\_pm\_clk\_t

- #define SC\_PM\_CLK\_SLV\_BUS 0U  
*Slave bus clock.*
- #define SC\_PM\_CLK\_MST\_BUS 1U  
*Master bus clock.*
- #define SC\_PM\_CLK\_PER 2U  
*Peripheral clock.*
- #define SC\_PM\_CLK\_PHY 3U  
*Phy clock.*
- #define SC\_PM\_CLK\_MISC 4U  
*Misc clock.*
- #define SC\_PM\_CLK\_MISC0 0U  
*Misc 0 clock.*
- #define SC\_PM\_CLK\_MISC1 1U  
*Misc 1 clock.*
- #define SC\_PM\_CLK\_MISC2 2U  
*Misc 2 clock.*
- #define SC\_PM\_CLK\_MISC3 3U  
*Misc 3 clock.*
- #define SC\_PM\_CLK\_MISC4 4U  
*Misc 4 clock.*
- #define SC\_PM\_CLK\_CPU 2U  
*CPU clock.*
- #define SC\_PM\_CLK\_PLL 4U  
*PLL.*
- #define SC\_PM\_CLK\_BYPASS 4U  
*Bypass clock.*

#### Defines for sc\_pm\_clk\_parent\_t

- #define SC\_PM\_PARENT\_XTAL 0U  
*Parent is XTAL.*
- #define SC\_PM\_PARENT\_PLL0 1U  
*Parent is PLL0.*
- #define SC\_PM\_PARENT\_PLL1 2U  
*Parent is PLL1 or PLL0/2.*
- #define SC\_PM\_PARENT\_PLL2 3U  
*Parent in PLL2 or PLL0/4.*
- #define SC\_PM\_PARENT\_BYPS 4U  
*Parent is a bypass clock.*

#### Defines for sc\_pm\_reset\_type\_t

- #define SC\_PM\_RESET\_TYPE\_COLD 0U  
*Cold reset.*

- #define [SC\\_PM\\_RESET\\_TYPE\\_WARM](#) 1U  
*Warm reset.*
- #define [SC\\_PM\\_RESET\\_TYPE\\_BOARD](#) 2U  
*Board reset.*

#### Defines for `sc_pm_reset_reason_t`

- #define [SC\\_PM\\_RESET\\_REASON\\_POR](#) 0U  
*Power on reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_JTAG](#) 1U  
*JTAG reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_SW](#) 2U  
*Software reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_WDOG](#) 3U  
*Partition watchdog reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_LOCKUP](#) 4U  
*SCU lockup reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_SNVS](#) 5U  
*SNVS reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_TEMP](#) 6U  
*Temp panic reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_MSI](#) 7U  
*MSI reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_UECC](#) 8U  
*ECC reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_SCFW\\_WDOG](#) 9U  
*SCFW watchdog reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_ROM\\_WDOG](#) 10U  
*SCU ROM watchdog reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_SECO](#) 11U  
*SECO reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_SCFW\\_FAULT](#) 12U  
*SCFW fault reset.*
- #define [SC\\_PM\\_RESET\\_REASON\\_V2X\\_DEBUG](#) 13U  
*V2X debug switch.*

#### Defines for `sc_pm_sys_if_t`

- #define [SC\\_PM\\_SYS\\_IF\\_INTERCONNECT](#) 0U  
*System interconnect.*
- #define [SC\\_PM\\_SYS\\_IF\\_MU](#) 1U  
*AP -> SCU message units.*
- #define [SC\\_PM\\_SYS\\_IF\\_OCMEM](#) 2U  
*On-chip memory (ROM/OCRAM)*
- #define [SC\\_PM\\_SYS\\_IF\\_DDR](#) 3U  
*DDR memory.*

#### Defines for `sc_pm_wake_src_t`

- #define [SC\\_PM\\_WAKE\\_SRC\\_NONE](#) 0U  
*No wake source, used for self-kill.*
- #define [SC\\_PM\\_WAKE\\_SRC\\_SCU](#) 1U  
*Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)*
- #define [SC\\_PM\\_WAKE\\_SRC\\_IRQSTEER](#) 2U  
*Wakeup from IRQSTEER to resume CPU (GIC powered down)*
- #define [SC\\_PM\\_WAKE\\_SRC\\_IRQSTEER\\_GIC](#) 3U  
*Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)*
- #define [SC\\_PM\\_WAKE\\_SRC\\_GIC](#) 4U  
*Wakeup from GIC to wake CPU.*

## Typedefs

- typedef [uint8\\_t sc\\_pm\\_power\\_mode\\_t](#)  
*This type is used to declare a power mode.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_t](#)  
*This type is used to declare a clock.*
- typedef [uint8\\_t sc\\_pm\\_clk\\_parent\\_t](#)  
*This type is used to declare the clock parent.*
- typedef [uint32\\_t sc\\_pm\\_clock\\_rate\\_t](#)  
*This type is used to declare clock rates.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_type\\_t](#)  
*This type is used to declare a desired reset type.*
- typedef [uint8\\_t sc\\_pm\\_reset\\_reason\\_t](#)  
*This type is used to declare a reason for a reset.*
- typedef [uint8\\_t sc\\_pm\\_sys\\_if\\_t](#)  
*This type is used to specify a system-level interface to be power managed.*
- typedef [uint8\\_t sc\\_pm\\_wake\\_src\\_t](#)  
*This type is used to specify a wake source for CPU resources.*

## Functions

### Power Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_sys\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the system power mode.*
- [sc\\_err\\_t sc\\_pm\\_set\\_partition\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_sys\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_partition\\_wake](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function sends a wake interrupt to a partition.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode\\_all](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_rsrc\\_t](#) exclude)  
*This function sets the power mode for all the resources owned by a child partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_resource\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_req\\_low\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function specifies the low power mode some of the resources can enter based on their state.*
- [sc\\_err\\_t sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_pm\\_wake\\_src\\_t](#) wake\_src)  
*This function requests low-power mode entry for CPU/cluster resources.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume\\_addr](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_faddr\\_t](#) address)  
*This function is used to set the resume address of a CPU.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) isPrimary, [sc\\_faddr\\_t](#) address)  
*This function is used to set parameters for CPU resume from low-power mode.*
- [sc\\_err\\_t sc\\_pm\\_req\\_sys\\_if\\_power\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_sys\\_if\\_t](#) sys\_if, [sc\\_pm\\_power\\_mode\\_t](#) hpm, [sc\\_pm\\_power\\_mode\\_t](#) lpm)  
*This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.*

## Clock/PLL Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function sets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function gets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_clock\\_enable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_bool\\_t](#) enable, [sc\\_bool\\_t](#) autog)  
*This function enables/disables a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) parent)  
*This function sets the parent of a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) \*parent)  
*This function gets the parent of a resource's clock.*

## Reset Functions

- [sc\\_err\\_t sc\\_pm\\_reset](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reset the system.*
- [sc\\_err\\_t sc\\_pm\\_reset\\_reason](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_reason\\_t](#) \*reason)  
*This function gets a caller's reset reason.*
- [sc\\_err\\_t sc\\_pm\\_get\\_reset\\_part](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function gets the partition that caused a reset.*
- [sc\\_err\\_t sc\\_pm\\_boot](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource\_cpu, [sc\\_faddr\\_t](#) boot\_addr, [sc\\_rsrc\\_t](#) resource\_mu, [sc\\_rsrc\\_t](#) resource\_dev)  
*This function is used to boot a partition.*
- [sc\\_err\\_t sc\\_pm\\_set\\_boot\\_parm](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource\_cpu, [sc\\_faddr\\_t](#) boot\_addr, [sc\\_rsrc\\_t](#) resource\_mu, [sc\\_rsrc\\_t](#) resource\_dev)  
*This function is used to change the boot parameters for a partition.*
- void [sc\\_pm\\_reboot](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reboot the caller's partition.*
- [sc\\_err\\_t sc\\_pm\\_reboot\\_partition](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reboot a partition.*
- [sc\\_err\\_t sc\\_pm\\_reboot\\_continue](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function is used to continue the reboot a partition.*
- [sc\\_err\\_t sc\\_pm\\_cpu\\_start](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) enable, [sc\\_faddr\\_t](#) address)  
*This function is used to start/stop a CPU.*
- void [sc\\_pm\\_cpu\\_reset](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_faddr\\_t](#) address)  
*This function is used to reset a CPU.*
- [sc\\_err\\_t sc\\_pm\\_resource\\_reset](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to reset a peripheral.*
- [sc\\_bool\\_t sc\\_pm\\_is\\_partition\\_started](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function returns a bool indicating if a partition was started.*

### 18.25.1 Detailed Description

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

## 18.26 platform/svc/seco/api.h File Reference

Header file containing the public API for the System Controller (SC) Security (SECO) function.

### Macros

#### Defines for `sc_seco_auth_cmd_t`

- `#define SC_SECO_AUTH_CONTAINER 0U`  
*Authenticate container.*
- `#define SC_SECO_VERIFY_IMAGE 1U`  
*Verify image.*
- `#define SC_SECO_REL_CONTAINER 2U`  
*Release container.*
- `#define SC_SECO_AUTH_SECO_FW 3U`  
*SECO Firmware.*
- `#define SC_SECO_AUTH_HDMI_TX_FW 4U`  
*HDMI TX Firmware.*
- `#define SC_SECO_AUTH_HDMI_RX_FW 5U`  
*HDMI RX Firmware.*
- `#define SC_SECO_EVERIFY_IMAGE 6U`  
*Enhanced verify image.*

#### Defines for `seco_rng_stat_t`

- `#define SC_SECO_RNG_STAT_UNAVAILABLE 0U`  
*Unable to initialize the RNG.*
- `#define SC_SECO_RNG_STAT_INPROGRESS 1U`  
*Initialization is on-going.*
- `#define SC_SECO_RNG_STAT_READY 2U`  
*Initialized.*

### Typedefs

- `typedef uint8_t sc_seco_auth_cmd_t`  
*This type is used to issue SECO authenticate commands.*
- `typedef uint32_t sc_seco_rng_stat_t`  
*This type is used to return the RNG initialization status.*

### Functions

#### Image Functions

- `sc_err_t sc_seco_image_load (sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw)`  
*This function loads a SECO image.*
- `sc_err_t sc_seco_authenticate (sc_ipc_t ipc, sc_seco_auth_cmd_t cmd, sc_faddr_t addr)`  
*This function is used to authenticate a SECO image or command.*
- `sc_err_t sc_seco_enh_authenticate (sc_ipc_t ipc, sc_seco_auth_cmd_t cmd, sc_faddr_t addr, uint32_t mask1, uint32_t mask2)`



*This function is used to authenticate a SECO image or command.*

### Lifecycle Functions

- [sc\\_err\\_t sc\\_seco\\_forward\\_lifecycle](#) (sc\_ipc\_t ipc, uint32\_t change)  
*This function updates the lifecycle of the device.*
- [sc\\_err\\_t sc\\_seco\\_return\\_lifecycle](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr)  
*This function updates the lifecycle to one of the return lifecycles.*
- [sc\\_err\\_t sc\\_seco\\_commit](#) (sc\_ipc\_t ipc, uint32\_t \*info)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

### Attestation Functions

- [sc\\_err\\_t sc\\_seco\\_attest\\_mode](#) (sc\_ipc\_t ipc, uint32\_t mode)  
*This function is used to set the attestation mode.*
- [sc\\_err\\_t sc\\_seco\\_attest](#) (sc\_ipc\_t ipc, uint64\_t nonce)  
*This function is used to request attestation.*
- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_pkey](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr)  
*This function is used to retrieve the attestation public key.*
- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_sign](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr)  
*This function is used to retrieve attestation signature and parameters.*
- [sc\\_err\\_t sc\\_seco\\_attest\\_verify](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr)  
*This function is used to verify attestation.*

### Key Functions

- [sc\\_err\\_t sc\\_seco\\_gen\\_key\\_blob](#) (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t load\_addr, sc\_faddr\_t export\_addr, uint16\_t max\_size)  
*This function is used to generate a SECO key blob.*
- [sc\\_err\\_t sc\\_seco\\_load\\_key](#) (sc\_ipc\_t ipc, uint32\_t id, sc\_faddr\_t addr)  
*This function is used to load a SECO key.*

### Manufacturing Protection Functions

- [sc\\_err\\_t sc\\_seco\\_get\\_mp\\_key](#) (sc\_ipc\_t ipc, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)  
*This function is used to get the manufacturing protection public key.*
- [sc\\_err\\_t sc\\_seco\\_update\\_mpmr](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr, uint8\_t size, uint8\_t lock)  
*This function is used to update the manufacturing protection message register.*
- [sc\\_err\\_t sc\\_seco\\_get\\_mp\\_sign](#) (sc\_ipc\_t ipc, sc\_faddr\_t msg\_addr, uint16\_t msg\_size, sc\_faddr\_t dst\_addr, uint16\_t dst\_size)  
*This function is used to get the manufacturing protection signature.*

### Debug Functions

- void [sc\\_seco\\_build\\_info](#) (sc\_ipc\_t ipc, uint32\_t \*version, uint32\_t \*commit)  
*This function is used to return the SECO FW build info.*
- [sc\\_err\\_t sc\\_seco\\_chip\\_info](#) (sc\_ipc\_t ipc, uint16\_t \*lc, uint16\_t \*monotonic, uint32\_t \*uid\_l, uint32\_t \*uid\_h)  
*This function is used to return SECO chip info.*
- [sc\\_err\\_t sc\\_seco\\_enable\\_debug](#) (sc\_ipc\_t ipc, sc\_faddr\_t addr)  
*This function securely enables debug.*
- [sc\\_err\\_t sc\\_seco\\_get\\_event](#) (sc\_ipc\_t ipc, uint8\_t idx, uint32\_t \*event)

*This function is used to return an event from the SECO error log.*

### Miscellaneous Functions

- [sc\\_err\\_t sc\\_seco\\_fuse\\_write](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)  
*This function securely writes a group of fuse words.*
- [sc\\_err\\_t sc\\_seco\\_patch](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)  
*This function applies a patch.*
- [sc\\_err\\_t sc\\_seco\\_set\\_mono\\_counter\\_partition](#) (sc\_ipc\_t ipc, [uint16\\_t](#) \*she)  
*This function partitions the monotonic counter.*
- [sc\\_err\\_t sc\\_seco\\_set\\_fips\\_mode](#) (sc\_ipc\_t ipc, [uint8\\_t](#) mode, [uint32\\_t](#) \*reason)  
*This function configures the SECO in FIPS mode.*
- [sc\\_err\\_t sc\\_seco\\_start\\_rng](#) (sc\_ipc\_t ipc, [sc\\_seco\\_rng\\_stat\\_t](#) \*status)  
*This function starts the random number generator.*
- [sc\\_err\\_t sc\\_seco\\_sab\\_msg](#) (sc\_ipc\_t ipc, [sc\\_faddr\\_t](#) addr)  
*This function sends a generic signed message to the SECO SHE/HSM components.*
- [sc\\_err\\_t sc\\_seco\\_secvio\\_enable](#) (sc\_ipc\_t ipc)  
*This function is used to enable security violation and tamper interrupts.*
- [sc\\_err\\_t sc\\_seco\\_secvio\\_config](#) (sc\_ipc\_t ipc, [uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data0, [uint32\\_t](#) \*data1, [uint32\\_t](#) \*data2, [uint32\\_t](#) \*data3, [uint32\\_t](#) \*data4, [uint8\\_t](#) size)  
*This function is used to read/write SNVS security violation and tamper registers.*
- [sc\\_err\\_t sc\\_seco\\_secvio\\_dgo\\_config](#) (sc\_ipc\_t ipc, [uint8\\_t](#) id, [uint8\\_t](#) access, [uint32\\_t](#) \*data)  
*This function is used to read/write SNVS security violation and tamper DGO registers.*

### 18.26.1 Detailed Description

Header file containing the public API for the System Controller (SC) Security (SECO) function.

## 18.27 platform/svc/rm/api.h File Reference

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

### Macros

#### Defines for type widths

- #define [SC\\_RM\\_PARTITION\\_W](#) 5U  
*Width of sc\_rm\_pt\_t.*
- #define [SC\\_RM\\_MEMREG\\_W](#) 6U  
*Width of sc\_rm\_mr\_t.*
- #define [SC\\_RM\\_DID\\_W](#) 4U  
*Width of sc\_rm\_did\_t.*
- #define [SC\\_RM\\_SID\\_W](#) 6U  
*Width of sc\_rm\_sid\_t.*
- #define [SC\\_RM\\_SPA\\_W](#) 2U  
*Width of sc\_rm\_spa\_t.*
- #define [SC\\_RM\\_PERM\\_W](#) 3U  
*Width of sc\_rm\_perm\_t.*
- #define [SC\\_RM\\_DET\\_W](#) 1U  
*Width of sc\_rm\_det\_t.*
- #define [SC\\_RM\\_RMSG\\_W](#) 4U

Width of `sc_rm_rmsg_t`.

#### Defines for ALL parameters

- #define `SC_RM_PT_ALL` ((`sc_rm_pt_t`) `UINT8_MAX`)  
*All partitions.*
- #define `SC_RM_MR_ALL` ((`sc_rm_mr_t`) `UINT8_MAX`)  
*All memory regions.*

#### Defines for `sc_rm_spa_t`

- #define `SC_RM_SPA_PASSTHRU` `0U`  
*Pass through (attribute driven by master)*
- #define `SC_RM_SPA_PASSSID` `1U`  
*Pass through and output on SID.*
- #define `SC_RM_SPA_ASSERT` `2U`  
*Assert (force to be secure/privileged)*
- #define `SC_RM_SPA_NEGATE` `3U`  
*Negate (force to be non-secure/user)*

#### Defines for `sc_rm_perm_t`

- #define `SC_RM_PERM_NONE` `0U`  
*No access.*
- #define `SC_RM_PERM_SEC_R` `1U`  
*Secure RO.*
- #define `SC_RM_PERM_SECPRIV_RW` `2U`  
*Secure privilege R/W.*
- #define `SC_RM_PERM_SEC_RW` `3U`  
*Secure R/W.*
- #define `SC_RM_PERM_NSPRIV_R` `4U`  
*Secure R/W, non-secure privilege RO.*
- #define `SC_RM_PERM_NS_R` `5U`  
*Secure R/W, non-secure RO.*
- #define `SC_RM_PERM_NSPRIV_RW` `6U`  
*Secure R/W, non-secure privilege R/W.*
- #define `SC_RM_PERM_FULL` `7U`  
*Full access.*

#### Typedefs

- typedef `uint8_t sc_rm_pt_t`  
*This type is used to declare a resource partition.*
- typedef `uint8_t sc_rm_mr_t`  
*This type is used to declare a memory region.*
- typedef `uint8_t sc_rm_did_t`  
*This type is used to declare a resource domain ID used by the isolation HW.*
- typedef `uint16_t sc_rm_sid_t`  
*This type is used to declare an SMMU StreamID.*
- typedef `uint8_t sc_rm_spa_t`

*This type is used to declare master transaction attributes.*

- typedef [uint8\\_t sc\\_rm\\_perm\\_t](#)

*This type is used to declare a resource/memory region access permission.*

- typedef [uint8\\_t sc\\_rm\\_det\\_t](#)

*This type is used to indicate memory region transactions should detour to the IEE.*

- typedef [uint8\\_t sc\\_rm\\_rmsg\\_t](#)

*This type is used to assign an RMSG value to a memory region.*

## Functions

### Partition Functions

- [sc\\_err\\_t sc\\_rm\\_partition\\_alloc](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) \*pt, [sc\\_bool\\_t](#) secure, [sc\\_bool\\_t](#) isolated, [sc\\_bool\\_t](#) restricted, [sc\\_bool\\_t](#) grant, [sc\\_bool\\_t](#) coherent)

*This function requests that the SC create a new resource partition.*

- [sc\\_err\\_t sc\\_rm\\_set\\_confidential](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) retro)

*This function makes a partition confidential.*

- [sc\\_err\\_t sc\\_rm\\_partition\\_free](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt)

*This function frees a partition and assigns all resources to the caller.*

- [sc\\_rm.did\\_t sc\\_rm\\_get\\_did](#) ([sc\\_ipc\\_t](#) ipc)

*This function returns the DID of a partition.*

- [sc\\_err\\_t sc\\_rm\\_partition\\_static](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm.did\\_t](#) did)

*This function forces a partition to use a specific static DID.*

- [sc\\_err\\_t sc\\_rm\\_partition\\_lock](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt)

*This function locks a partition.*

- [sc\\_err\\_t sc\\_rm\\_get\\_partition](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) \*pt)

*This function gets the partition handle of the caller.*

- [sc\\_err\\_t sc\\_rm\\_set\\_parent](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_pt\\_t](#) pt\_parent)

*This function sets a new parent for a partition.*

- [sc\\_err\\_t sc\\_rm\\_move\\_all](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt\_src, [sc\\_rm\\_pt\\_t](#) pt\_dst, [sc\\_bool\\_t](#) move\_rsrc, [sc\\_bool\\_t](#) move\_pads)

*This function moves all movable resources/pads owned by a source partition to a destination partition.*

### Resource Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_resource](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)

*This function assigns ownership of a resource to a partition.*

- [sc\\_err\\_t sc\\_rm\\_set\\_resource\\_movable](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)

*This function flags resources as movable or not.*

- [sc\\_err\\_t sc\\_rm\\_set\\_subsys\\_rsrc\\_movable](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)

*This function flags all of a subsystem's resources as movable or not.*

- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_attributes](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)

*This function sets attributes for a resource which is a bus master (i.e.*

- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_sid](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm.sid\\_t](#) sid)

*This function sets the StreamID for a resource which is a bus master (i.e.*

- [sc\\_err\\_t sc\\_rm\\_set\\_peripheral\\_permissions](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)

*This function sets access permissions for a peripheral resource.*

- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_owned](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource)

*This function gets ownership status of a resource.*

- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_owner](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function is used to get the owner of a resource.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_master](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a bus master.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_peripheral](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a peripheral.*
- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_info](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) \*sid)  
*This function is used to obtain info about a resource.*

## Memory Region Functions

- [sc\\_err\\_t sc\\_rm\\_memreg\\_alloc](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC create a new memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_split](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC split an existing memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_frag](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*This function requests that the SC fragment a memory region.*
- [sc\\_err\\_t sc\\_rm\\_memreg\\_free](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr)  
*This function frees a memory region.*
- [sc\\_err\\_t sc\\_rm\\_find\\_memreg](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)  
*Internal SC function to find a memory region.*
- [sc\\_err\\_t sc\\_rm\\_assign\\_memreg](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_mr\\_t](#) mr)  
*This function assigns ownership of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_set\\_memreg\\_permissions](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)  
*This function sets access permissions for a memory region.*
- [sc\\_err\\_t sc\\_rm\\_set\\_memreg\\_iee](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_det\\_t](#) det, [sc\\_rm\\_rmsg\\_t](#) rmsg)  
*This function configures the IEE parameters for a memory region.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_memreg\\_owned](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr)  
*This function gets ownership status of a memory region.*
- [sc\\_err\\_t sc\\_rm\\_get\\_memreg\\_info](#) (sc\_ipc\_t ipc, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_faddr\\_t](#) \*addr\_start, [sc\\_faddr\\_t](#) \*addr\_end)  
*This function is used to obtain info about a memory region.*

## Pad Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_pad](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pad\\_t](#) pad)  
*This function assigns ownership of a pad to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_pad\\_movable](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad\_fst, [sc\\_pad\\_t](#) pad\_lst, [sc\\_bool\\_t](#) movable)  
*This function flags pads as movable or not.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_pad\\_owned](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad)  
*This function gets ownership status of a pad.*

## Debug Functions

- void [sc\\_rm\\_dump](#) (sc\_ipc\_t ipc)  
*This function dumps the RM state for debug.*

### 18.27.1 Detailed Description

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.

## 18.28 platform/svc/timer/api.h File Reference

Header file containing the public API for the System Controller (SC) Timer function.

### Macros

#### Defines for type widths

- #define [SC\\_TIMER\\_ACTION\\_W](#) 3U  
*Width of `sc_timer_wdog_action_t`.*

#### Defines for `sc_timer_wdog_action_t`

- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_PARTITION](#) 0U  
*Reset partition.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_WARM](#) 1U  
*Warm reset system.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_COLD](#) 2U  
*Cold reset system.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_BOARD](#) 3U  
*Reset board.*
- #define [SC\\_TIMER\\_WDOG\\_ACTION\\_IRQ](#) 4U  
*Only generate IRQs.*

### Typedefs

- typedef [uint8\\_t](#) [sc\\_timer\\_wdog\\_action\\_t](#)  
*This type is used to configure the watchdog action.*
- typedef [uint32\\_t](#) [sc\\_timer\\_wdog\\_time\\_t](#)  
*This type is used to declare a watchdog time value in milliseconds.*

### Functions

#### Watchdog Functions

- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_timeout](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) timeout)  
*This function sets the watchdog timeout in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_pre\\_timeout](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) pre\_timeout)  
*This function sets the watchdog pre-timeout in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_set\\_wdog\\_window](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_timer\\_wdog\\_time\\_t](#) window)  
*This function sets the watchdog window in milliseconds.*
- [sc\\_err\\_t](#) [sc\\_timer\\_start\\_wdog](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_bool\\_t](#) lock)  
*This function starts the watchdog.*

- [sc\\_err\\_t sc\\_timer\\_stop\\_wdog](#) (sc\_ipc\_t ipc)  
*This function stops the watchdog if it is not locked.*
- [sc\\_err\\_t sc\\_timer\\_ping\\_wdog](#) (sc\_ipc\_t ipc)  
*This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- [sc\\_err\\_t sc\\_timer\\_get\\_wdog\\_status](#) (sc\_ipc\_t ipc, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*max\_timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog.*
- [sc\\_err\\_t sc\\_timer\\_pt\\_get\\_wdog\\_status](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) \*enb, [sc\\_timer\\_wdog\\_time\\_t](#) \*timeout, [sc\\_timer\\_wdog\\_time\\_t](#) \*remaining\_time)  
*This function gets the status of the watchdog of a partition.*
- [sc\\_err\\_t sc\\_timer\\_set\\_wdog\\_action](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_timer\\_wdog\\_action\\_t](#) action)  
*This function configures the action to be taken when a watchdog expires.*

### Real-Time Clock (RTC) Functions

- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_time](#) (sc\_ipc\_t ipc, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)  
*This function sets the RTC time.*
- [sc\\_err\\_t sc\\_timer\\_get\\_rtc\\_time](#) (sc\_ipc\_t ipc, [uint16\\_t](#) \*year, [uint8\\_t](#) \*mon, [uint8\\_t](#) \*day, [uint8\\_t](#) \*hour, [uint8\\_t](#) \*min, [uint8\\_t](#) \*sec)  
*This function gets the RTC time.*
- [sc\\_err\\_t sc\\_timer\\_get\\_rtc\\_sec1970](#) (sc\_ipc\_t ipc, [uint32\\_t](#) \*sec)  
*This function gets the RTC time in seconds since 1/1/1970.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_alarm](#) (sc\_ipc\_t ipc, [uint16\\_t](#) year, [uint8\\_t](#) mon, [uint8\\_t](#) day, [uint8\\_t](#) hour, [uint8\\_t](#) min, [uint8\\_t](#) sec)  
*This function sets the RTC alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_periodic\\_alarm](#) (sc\_ipc\_t ipc, [uint32\\_t](#) sec)  
*This function sets the RTC alarm (periodic mode).*
- [sc\\_err\\_t sc\\_timer\\_cancel\\_rtc\\_alarm](#) (sc\_ipc\_t ipc)  
*This function cancels the RTC alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_rtc\\_calb](#) (sc\_ipc\_t ipc, [int8\\_t](#) count)  
*This function sets the RTC calibration value.*

### System Counter (SYSCTR) Functions

- [sc\\_err\\_t sc\\_timer\\_set\\_sysctr\\_alarm](#) (sc\_ipc\_t ipc, [uint64\\_t](#) ticks)  
*This function sets the SYSCTR alarm.*
- [sc\\_err\\_t sc\\_timer\\_set\\_sysctr\\_periodic\\_alarm](#) (sc\_ipc\_t ipc, [uint64\\_t](#) ticks)  
*This function sets the SYSCTR alarm (periodic mode).*
- [sc\\_err\\_t sc\\_timer\\_cancel\\_sysctr\\_alarm](#) (sc\_ipc\_t ipc)  
*This function cancels the SYSCTR alarm.*

## 18.28.1 Detailed Description

Header file containing the public API for the System Controller (SC) Timer function.

## 18.29 platform/svc/misc/svc.h File Reference

Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function.

### Functions

#### Internal Functions

- void `misc_init` (`sc_bool_t` api\_phase)  
*Internal SC function to initialize the MISC service.*
- `sc_err_t` `misc_set_control` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` val)  
*Internal SC function to set a miscellaneous control value.*
- `sc_err_t` `misc_get_control` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` \*val)  
*Internal SC function to get a miscellaneous control value.*
- `sc_err_t` `misc_set_ari` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_rsrc_t` resource\_mst, `uint16_t` ari, `sc_bool_t` enable)  
*Internal SC function to configure the ARI translation for PCIe/SATA resources.*
- `sc_err_t` `misc_set_max_dma_group` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_misc_dma_group_t` max)  
*Internal SC function to configure max DMA channel priority group for a partition.*
- `sc_err_t` `misc_set_dma_group` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_misc_dma_group_t` group)  
*Internal SC function to configure the priority group for a DMA channel.*
- void `misc_boot_status` (`sc_rm_pt_t` caller\_pt, `sc_misc_boot_status_t` status)  
*Internal SC function to report boot status.*
- `sc_err_t` `misc_boot_done` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` cpu)  
*Internal SC function to report a CPU has finished initialization.*
- `sc_err_t` `misc_boot_done_wait` (`sc_rsrc_t` cpu)  
*Internal SC function to wait for a CPU to be done booting.*
- `sc_err_t` `misc_waveform_capture` (`sc_rm_pt_t` caller\_pt, `sc_bool_t` enable)  
*Internal SC function to start/stop emulation waveform capture.*
- void `misc_debug_out` (`sc_rm_pt_t` caller\_pt, `uint8_t` ch)  
*Internal SC function to output a debug character.*
- `sc_err_t` `misc_otf_fuse_read` (`sc_rm_pt_t` caller\_pt, `uint32_t` word, `uint32_t` \*val)  
*Internal SC function to read otf fuse word.*
- `sc_err_t` `misc_otf_fuse_write` (`sc_rm_pt_t` caller\_pt, `uint32_t` word, `uint32_t` val)  
*Internal SC function to write otf fuse word.*
- `sc_bool_t` `misc_has_temp` (`sc_rsrc_t` resource)  
*This function reports if a resource has a temp sensor.*
- `sc_err_t` `misc_set_temp` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` celsius, `int8_t` tenths)  
*Internal SC function to set a temp sensor alarm.*
- `sc_err_t` `misc_get_temp` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` \*celsius, `int8_t` \*tenths)  
*Internal SC function to get a temp sensor value.*
- void `misc_build_info` (`sc_rm_pt_t` caller\_pt, `uint32_t` \*build, `uint32_t` \*commit)  
*Internal SC function to return SCFW build info.*
- void `misc_unique_id` (`sc_rm_pt_t` caller\_pt, `uint32_t` \*id\_l, `uint32_t` \*id\_h)  
*Internal SC function to return the device unique ID.*
- void `misc_get_boot_dev` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` \*dev)  
*Internal SC function to return the boot device.*
- `sc_err_t` `misc_get_boot_type` (`sc_rm_pt_t` caller\_pt, `sc_misc_bt_t` \*type)  
*Internal SC function to return the boot type.*
- `sc_err_t` `misc_get_boot_container` (`sc_rm_pt_t` caller\_pt, `uint8_t` \*idx)  
*Internal SC function to return the boot container index.*
- void `misc_get_button_status` (`sc_rm_pt_t` caller\_pt, `sc_bool_t` \*status)  
*Internal SC function to return the current status of the ON/OFF button.*
- `sc_err_t` `misc_rompatch_checksum` (`sc_rm_pt_t` caller\_pt, `uint32_t` \*checksum)  
*Internal SC function to return the ROM patch checksum.*
- `sc_err_t` `misc_board_ioctl` (`sc_rsrc_t` mu, `uint32_t` \*parm1, `uint32_t` \*parm2, `uint32_t` \*parm3)  
*Internal SC function to call board IOCTL.*
- void `misc_api_ver` (`sc_rm_pt_t` caller\_pt, `uint16_t` \*cl\_maj, `uint16_t` \*cl\_min, `uint16_t` \*sv\_maj, `uint16_t` \*sv\_min)  
*Internal SC function to return API version info.*



### 18.29.1 Detailed Description

Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function.

## 18.30 platform/svc/irq/svc.h File Reference

Header file containing the API for the System Controller (SC) Interrupt (IRQ) function.

### Functions

- [sc\\_err\\_t irq\\_enable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_irq\\_group\\_t](#) group, [uint32\\_t](#) mask, [sc\\_bool\\_t](#) enable)  
*Internal SC function to enable/disable interrupts.*
- [sc\\_err\\_t irq\\_status](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_irq\\_group\\_t](#) group, [uint32\\_t](#) \*status)  
*Internal SC function to get and clear interrupt status.*

### 18.30.1 Detailed Description

Header file containing the API for the System Controller (SC) Interrupt (IRQ) function.

## 18.31 platform/svc/pad/svc.h File Reference

Header file containing the API for the System Controller (SC) Pad Control (PAD) function.

### Functions

#### Internal Functions

- void [pad\\_init](#) ([sc\\_bool\\_t](#) api\_phase)  
*Internal SC function to initialize the PAD service.*
- [sc\\_err\\_t pad\\_set](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) val)  
*Internal SC function to set the pad value.*
- [sc\\_err\\_t pad\\_set\\_mux](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso)  
*Internal SC function to set the pad mux.*
- void [pad\\_force\\_mux](#) ([sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso)
- [sc\\_err\\_t pad\\_set\\_gp](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) ctrl)  
*Internal SC function to set the pad control.*
- [sc\\_err\\_t pad\\_set\\_wakeup](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*Internal SC function to set the pad wakeup control.*
- [sc\\_err\\_t pad\\_set\\_all](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso, [uint32\\_t](#) ctrl, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*Internal SC function to configure a pad.*
- [sc\\_err\\_t pad\\_get](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*val)  
*Internal SC function to get the pad value.*
- [sc\\_err\\_t pad\\_get\\_mux](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso)  
*Internal SC function to get the pad mux.*
- [sc\\_err\\_t pad\\_get\\_gp](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*ctrl)

- Internal SC function to get the pad control.*
- `sc_err_t pad_get_wakeup (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_wakeup_t *wakeup)`
- Internal SC function to get the pad wakeup control.*
- `sc_err_t pad_get_all (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso, uint32_t *ctrl, sc_pad_wakeup_t *wakeup)`
- Internal SC function to get a pad's configuration.*
- `sc_err_t pad_set_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_pad_28fdsoi_ps_t ps)`
- Internal SC function to set the pad control specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_pad_28fdsoi_ps_t *ps)`
- Internal SC function to get the pad control specific to 28FDSOI.*
- `sc_err_t pad_set_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hyp, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue)`
- Internal SC function to set the pad control specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_bool_t *hyp, sc_pad_28fdsoi_pus_t *pus, sc_bool_t *pke, sc_bool_t *pue)`
- Internal SC function to get the pad control specific to 28FDSOI.*
- `sc_err_t pad_set_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t compen, sc_bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr)`
- Internal SC function to set the pad compensation specific to 28FDSOI.*
- `sc_err_t pad_get_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *compen, sc_bool_t *fastfrz, uint8_t *rasrcp, uint8_t *rasrcn, sc_bool_t *nasrc_sel, sc_bool_t *compok, uint8_t *nasrc, sc_bool_t *psw_ovr)`
- Internal SC function to get the compensation control specific to 28FDSOI.*
- `sc_err_t pad_config (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t val)`
- Internal SC function to set a config value.*
- `sc_pad_t pad_map_irq (uint8_t irq, uint8_t idx)`
- Internal function to map pad irq and index to pad resource.*

### 18.31.1 Detailed Description

Header file containing the API for the System Controller (SC) Pad Control (PAD) function.

## 18.32 platform/svc/pm/svc.h File Reference

Header file containing the API for the System Controller (SC) Power Management (PM) function.

### Functions

#### Internal Functions

- void `pm_set_booted (sc_rm_pt_t pt, sc_bool_t bootied)`
- `sc_bool_t pm_get_booted (sc_rm_pt_t pt)`
- void `pm_init (sc_bool_t api_phase)`
- Internal SC function to initializes the PM service.*
- void `pm_init_part (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
- This function initializes a new partition.*
- `sc_err_t pm_set_sys_power_mode (sc_rm_pt_t caller_pt, sc_pm_power_mode_t mode)`
- Internal SC function to set the power mode of the system.*
- `sc_err_t pm_set_partition_power_mode (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode)`

- Internal SC function to set the power mode of a partition.*
- `sc_err_t pm_update_partition_power_mode (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode)`
- Internal function to updates the power mode of a partition.*
- `sc_err_t pm_partition_wake (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
- Internal SC function to send wake interrupt to a partition.*
- `sc_err_t pm_get_sys_power_mode (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)`
- Internal SC function to get the power mode of a partition.*
- `void pm_update_ridx (sc_rm_idx_t idx)`
- Internal SC function to update the power state of a resource.*
- `sc_bool_t pm_is_resource_accessible (sc_rsrc_t resource)`
- Internal SC function to get the functional state of a resource.*
- `void pm_init_rsrc_power_mode (sc_rsrc_t rsrc, sc_pm_power_mode_t mode)`
- Internal SC function to init the power mode of a resource just after ROM boot.*
- `sc_err_t pm_set_resource_power_mode (sc_rsrc_t mu, sc_rsrc_t resource, sc_pm_power_mode_t mode)`
- Internal SC function to set the power mode of a resource.*
- `sc_err_t pm_set_resource_power_mode_all (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude)`
- Internal SC function to set power mode for all resources in a child partition.*
- `void pm_set_rsrc_power_mode (sc_rm_idx_t idx, sc_pm_power_mode_t mode)`
- This function sets the power mode of a resource index.*
- `void pm_update_rsrc_power_mode (sc_rm_idx_t idx, sc_pm_power_mode_t mode)`
- This function updates the power mode of a resource index.*
- `sc_err_t pm_force_resource_power_mode (sc_rsrc_t resource, sc_pm_power_mode_t mode)`
- Internal SC function to force the power mode of a resource.*
- `void pm_force_resource_power_mode_v (sc_rsrc_t resource, sc_pm_power_mode_t mode)`
- Internal SC function to force the power mode of a resource.*
- `sc_err_t pm_get_resource_power_mode (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t *mode)`
- Internal SC function to get the power mode of a resource.*
- `void pm_get_rsrc_power_mode (sc_rm_idx_t idx, sc_pm_power_mode_t *mode)`
- This function gets the power mode of a resource index.*
- `void pm_get_active_rsrc_power_mode (sc_rm_idx_t idx, sc_pm_power_mode_t *mode)`
- This function gets the active power mode of a resource index.*
- `sc_err_t pm_req_low_power_mode (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t mode)`
- Internal SC function to request the power mode a resource can enter in some low power conditions.*
- `sc_err_t pm_req_cpu_low_power_mode (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src)`
- Internal SC function to request low-power mode for a CPU.*
- `sc_err_t pm_set_cpu_resume_addr (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_faddr_t address)`
- Internal SC function to set the resume address of a CPU.*
- `sc_err_t pm_set_cpu_resume (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)`
- Internal SC function to set the resume parameters of a CPU.*
- `sc_err_t pm_req_sys_if_power_mode (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm)`
- Internal SC function to request power mode for system-level interfaces.*
- `sc_err_t pm_set_clock_rate (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)`
- Internal SC function to set the rate of a resource's clock/PLL.*
- `sc_err_t pm_get_clock_rate (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_pm_clock_rate_t *rate)`
- Internal SC function to get the rate of a resource's clock/PLL.*
- `sc_err_t pm_clock_enable (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_clk_t clk, sc_bool_t enable, sc_bool_t autog)`

- Internal SC function to enable/disable a resource's clock.*
- void `pm_force_clock_enable` (`sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable)
- Internal SC function to force a resource's clock to be enabled.*
- `sc_err_t pm_set_clock_parent` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` parent)
- Internal SC function to set a clock parent.*
- `sc_err_t pm_get_clock_parent` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` \*parent)
- Internal SC function to get a clock parent.*
- `sc_err_t pm_boot` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)
- Internal SC function to boot a partition.*
- `sc_err_t pm_set_boot_parm` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)
- Internal SC function to set a partition's boot parameters.*
- void `pm_reboot` (`sc_rm_pt_t` caller\_pt, `sc_pm_reset_type_t` type)
- Internal SC function to reboot the caller's partition.*
- `sc_err_t pm_reset_reason` (`sc_rm_pt_t` caller\_pt, `sc_pm_reset_reason_t` \*reason)
- Internal SC function to get the reset reason.*
- `sc_err_t pm_get_reset_part` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` \*pt)
- Internal SC function to get the partition that caused a reset.*
- `sc_err_t pm_cpu_start` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_bool_t` enable, `sc_faddr_t` address)
- Internal SC function to start/stop a CPU.*
- void `pm_cpu_reset` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_faddr_t` address)
- Internal SC function to reset a CPU.*
- `sc_err_t pm_resource_reset` (`sc_rsrc_t` mu, `sc_rsrc_t` resource)
- Internal SC function to reset a resource.*
- `sc_err_t pm_reboot_partition` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type)
- Internal SC function to reboot a partition.*
- `sc_err_t pm_reboot_continue` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)
- Internal SC function to continue reboot.*
- void `pm_reboot_continue_all` (void)
- Internal SC function to force the continue of all reboots.*
- `sc_err_t pm_reset` (`sc_rm_pt_t` caller\_pt, `sc_pm_reset_type_t` type)
- Internal SC function to reset the system.*
- `sc_err_t pm_reboot_part` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type, `sc_pm_reset_reason_t` reason, `sc_pm_power_mode_t` mode)
- Internal SC function used to reboot a partition.*
- `sc_bool_t pm_is_partition_started` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)
- Internal SC function to get boolean indicating that a partition was started.*

### 18.32.1 Detailed Description

Header file containing the API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

## 18.33 platform/svc/seco/svc.h File Reference

Header file containing the API for the System Controller (SC) Security (SECO) function.

### Functions

- `sc_err_t seco_get_mp_key` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` dst\_addr, `uint16_t` dst\_size)

*Internal SC function to get manufacturing protection public key.*

- `sc_err_t seco_update_mpmr` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr, `uint8_t` size, `uint8_t` lock)

*Internal SC function to update manufacturing protection message register.*

- `sc_err_t seco_get_mp_sign` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` msg\_addr, `uint16_t` msg\_size, `sc_faddr_t` dst\_addr, `uint16_t` dst\_size)

*Internal SC function to get manufacturing protection signature.*

- `sc_err_t seco_sab_msg` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr)

*Internal SC function to send a generic signed message to the SECO SHE/HSM components.*

- `sc_err_t seco_secvio_enable` (`sc_rm_pt_t` caller\_pt)

*Internal SC function to enable the security violation interrupt.*

- `sc_err_t seco_secvio_config` (`sc_rm_pt_t` caller\_pt, `uint8_t` id, `uint8_t` access, `uint32_t` \*data0, `uint32_t` \*data1, `uint32_t` \*data2, `uint32_t` \*data3, `uint32_t` \*data4, `uint8_t` size)

*Internal SC function to read/write SNVS security violation and tamper registers.*

- `sc_err_t seco_secvio_dgo_config` (`sc_rm_pt_t` caller\_pt, `uint8_t` id, `uint8_t` access, `uint32_t` \*data)

*Internal SC function to read/write SNVS security violation and tamper DGO registers.*

## Internal Functions

- `sc_err_t seco_image_load` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr\_src, `sc_faddr_t` addr\_dst, `uint32_t` len, `sc_bool_t` fw)

*Internal SC function to load a SECO image.*

- `sc_err_t seco_authenticate` (`sc_rm_pt_t` caller\_pt, `sc_seco_auth_cmd_t` cmd, `sc_faddr_t` addr)

*Internal SC function to authenticate a SECO image or command.*

- `sc_err_t seco_enh_authenticate` (`sc_rm_pt_t` caller\_pt, `sc_seco_auth_cmd_t` cmd, `sc_faddr_t` addr, `uint32_t` mask1, `uint32_t` mask2)

*Internal SC function to authenticate a SECO image or command (enhanced version).*

- `sc_err_t seco_load_key` (`sc_rm_pt_t` caller\_pt, `uint32_t` id, `sc_faddr_t` addr)

*Internal SC function to load a SECO key.*

- `sc_err_t seco_gen_key_blob` (`sc_rm_pt_t` caller\_pt, `uint32_t` id, `sc_faddr_t` load\_addr, `sc_faddr_t` export\_addr, `uint16_t` max\_size)

*Internal SC function to generate a key blob.*

- `sc_err_t seco_fuse_write` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr)

*Internal SC function to securely write a group of fuse words.*

- `sc_err_t seco_patch` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr)

*Internal SC function to apply a patch.*

- `sc_err_t seco_set_mono_counter_partition` (`sc_rm_pt_t` caller\_pt, `uint16_t` \*she)

*Internal SC function to partition the monotonic counter.*

- `sc_err_t seco_set_fips_mode` (`sc_rm_pt_t` caller\_pt, `uint8_t` mode, `uint32_t` \*reason)

*Internal SC function to set FIPS mode.*

- `sc_err_t seco_start_rng` (`sc_rm_pt_t` caller\_pt, `sc_seco_rng_stat_t` \*status)

*Internal SC function to start the RNG.*

- `sc_err_t seco_enable_debug` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr)

*Internal SC function to securely enable debug.*

- `sc_err_t seco_forward_lifecycle` (`sc_rm_pt_t` caller\_pt, `uint32_t` change)

*Internal SC function to update the lifecycle.*

- `sc_err_t seco_return_lifecycle` (`sc_rm_pt_t` caller\_pt, `sc_faddr_t` addr)

*Internal SC function to securely reverse the lifecycle.*

- `void seco_build_info` (`sc_rm_pt_t` caller\_pt, `uint32_t` \*version, `uint32_t` \*commit)

*Internal SC function to return SECO FW version info.*

- `sc_err_t seco_chip_info` (`sc_rm_pt_t` caller\_pt, `uint16_t` \*lc, `uint16_t` \*monotonic, `uint32_t` \*uid\_l, `uint32_t` \*uid\_h)

*Internal SC function to return SECO chip info.*

- `sc_err_t seco_get_event (sc_rm_pt_t caller_pt, uint8_t idx, uint32_t *event)`  
*Internal SC function to return an event from the SECO error log.*
- `sc_err_t seco_attest_mode (sc_rm_pt_t caller_pt, uint32_t mode)`  
*Internal SC function to set the attestation mode.*
- `sc_err_t seco_attest (sc_rm_pt_t caller_pt, uint64_t nonce)`  
*Internal SC function to request atestation.*
- `sc_err_t seco_get_attest_pkey (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation public key.*
- `sc_err_t seco_get_attest_sign (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation signature and parameters.*
- `sc_err_t seco_attest_verify (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to verify attestation.*
- `sc_err_t seco_commit (sc_rm_pt_t caller_pt, uint32_t *info)`  
*Internal SC function to commit SRK/FW changes.*

### 18.33.1 Detailed Description

Header file containing the API for the System Controller (SC) Security (SECO) function.

## 18.34 platform/svc/rm/svc.h File Reference

Header file containing the API for the System Controller (SC) Resource Management (RM) function.

### Macros

- `#define SC_SS_IDX_W 8U`  
*Width of SS index.*
- `#define SC_PT_ALL SC_RM_NUM_PARTITION`  
*Define used to indicate function should apply to all partitions.*

### Typedefs

- `typedef uint8_t sc_ss_idx_t`  
*Type for a ss resource index.*

### Functions

#### Internal Functions

- `void rm_init (sc_bool_t api_phase)`  
*Internal SC function to initialize the RM service.*
- `sc_err_t rm_reserve_static_pt (sc_rm_pt_t num)`  
*Internal SC function to specify the number of static partitions.*
- `sc_err_t rm_reserve_static_did (sc_rm_did_t num)`  
*Internal SC function to specify the number of static domains.*
- `sc_err_t rm_partition_alloc (sc_rm_pt_t caller_pt, sc_rm_pt_t *pt, sc_bool_t secure, sc_bool_t isolated, sc_bool_t restricted, sc_bool_t grant, sc_bool_t coherent)`  
*Internal SC function to request that the SC create a new resource partition.*

- [sc\\_err\\_t rm\\_set\\_confidential](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) retro)  
*Internal SC function to make a partition confidential.*
- [sc\\_err\\_t rm\\_partition\\_free](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to free a partition and assigns all resources to the caller.*
- [sc\\_err\\_t rm\\_get\\_partition](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) \*pt)  
*Internal SC function to get the partition handle of the caller.*
- [sc\\_bool\\_t rm\\_is\\_partition\\_used](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to determine if a partition is enabled (used) or not.*
- [sc\\_bool\\_t rm\\_is\\_secure\\_partition](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to get the security state of partition.*
- [sc\\_bool\\_t rm\\_is\\_partition\\_isolated](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to get the isolation state of partition.*
- [sc\\_bool\\_t rm\\_is\\_sys\\_access](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to return if the partition has system access.*
- [sc\\_rm\\_pt\\_t rm\\_get\\_partition\\_parent](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to return the parent of a partition.*
- [sc\\_rm\\_did\\_t rm\\_get\\_did](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to get the DID of the caller's partition.*
- [sc\\_err\\_t rm\\_partition\\_static](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_did\\_t](#) did)  
*Internal SC function to force a partition to use a specific static DID.*
- [sc\\_err\\_t rm\\_partition\\_lock](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to lock a partition.*
- [sc\\_err\\_t rm\\_set\\_parent](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_pt\\_t](#) pt\_parent)  
*Internal SC function to set a new parent for a partition.*
- [sc\\_bool\\_t rm\\_is\\_parent](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to check if caller is the parent of a partition.*
- [sc\\_bool\\_t rm\\_check\\_ancestor](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt\_owner)  
*Internal SC function to check if caller is an ancestor of owner.*
- [sc\\_err\\_t rm\\_move\\_all](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt\_src, [sc\\_rm\\_pt\\_t](#) pt\_dst, [sc\\_bool\\_t](#) move\_rsrc, [sc\\_bool\\_t](#) move\_pads)  
*Internal SC function to move all resources/pads owned by a source partition to a destination partition.*
- [sc\\_err\\_t rm\\_assign\\_resource](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)  
*Internal SC function to assign ownership of a resource to a partition.*
- [sc\\_err\\_t rm\\_set\\_resource\\_movable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)  
*Internal SC function to flag resource as movable or not.*
- [sc\\_err\\_t rm\\_set\\_subsys\\_rsrc\\_movable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)  
*Internal SC function to flag all of a subsystem's resources as movable or not.*
- [sc\\_err\\_t rm\\_set\\_master\\_attributes](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)  
*Internal SC function to set attributes for a resource which is a bus master (i.e.*
- [sc\\_err\\_t rm\\_set\\_master\\_sid](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) sid)  
*Internal SC function to set the StreamID for a resource which is a bus master (i.e.*
- [sc\\_err\\_t rm\\_update\\_master](#) ([sc\\_rm\\_idx\\_t](#) idx)  
*Internal SC function to update a master resource.*
- [sc\\_err\\_t rm\\_set\\_peripheral\\_permissions](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)  
*Internal SC function to set access permissions for a peripheral resource.*
- [sc\\_err\\_t rm\\_update\\_peripheral](#) ([sc\\_rm\\_idx\\_t](#) idx)  
*Internal SC function to update a peripheral resource.*
- [void rm\\_update\\_resource](#) ([sc\\_rsrc\\_t](#) resource)  
*Internal SC function to update a resource in HW.*
- [void rm\\_get\\_ridx\\_ss\\_info](#) ([sc\\_rm\\_idx\\_t](#) idx, [sc\\_sub\\_t](#) \*ss, [sc\\_ss\\_idx\\_t](#) \*ss\_idx)  
*Internal SC function to return subsystem specific info about a resource.*
- [sc\\_bool\\_t rm\\_check\\_map\\_ridx](#) ([sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_idx\\_t](#) \*idx)



- Internal SC function to check the validity of a resource and return the unified resource index.*

  - `void rm_check_map_ridx_v (sc_rsrc_t resource, sc_rm_idx_t *idx)`
- Internal SC function to check the validity of a resource and return the unified resource index.*

  - `sc_bool_t rm_is_resource_owned (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function to get ownership status of a resource.*

  - `sc_bool_t rm_is_ridx_owned (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`
- Internal SC function to check if a resource is owned by the caller.*

  - `sc_bool_t rm_is_resource_avail (sc_rsrc_t resource)`
- Internal SC function to check if a resource is available.*

  - `sc_bool_t rm_is_ridx_avail (sc_rm_idx_t idx)`
- Internal SC function to check if a resource is available.*

  - `sc_bool_t rm_is_resource_access_allowed (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function to get access rights of a resource.*

  - `sc_bool_t rm_is_ridx_access_allowed (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`
- Internal SC function to check if a resource is controllable by the caller.*

  - `sc_err_t rm_get_resource_owner (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_pt_t *pt)`
- Internal SC function to return the owner partition for a resource.*

  - `void rm_get_ridx_owner (sc_rm_idx_t idx, sc_rm_pt_t *pt)`
- Internal SC function to return the owning partition for a resource.*

  - `sc_bool_t rm_is_resource_master (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function used to test if a resource is a bus master.*

  - `sc_bool_t rm_is_ridx_master (sc_rm_idx_t idx)`
- Internal SC function to check if a resource is a master.*

  - `sc_bool_t rm_is_resource_peripheral (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`
- Internal SC function used to test if a resource is a peripheral.*

  - `sc_bool_t rm_is_ridx_peripheral (sc_rm_idx_t idx)`
- Internal SC function to check if a resource is a peripheral.*

  - `sc_err_t rm_get_resource_info (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_sid_t *sid)`
- Internal SC function used to obtain info about a resource.*

  - `sc_bool_t rm_ridx_block (sc_rm_idx_t idx, sc_bool_t block)`
- Internal SC function to control if a access to a resource should be blocked via HW.*

  - `sc_err_t rm_memreg_alloc (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to request that the SC create a new memory region.*

  - `sc_err_t rm_memreg_split (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to split a memory region.*

  - `sc_err_t rm_memreg_frag (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to fragment a memory region.*

  - `sc_err_t rm_memreg_free (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
- Internal SC function to free a memory region.*

  - `sc_err_t rm_find_memreg (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`
- Internal SC function to find a memory region.*

  - `sc_err_t rm_assign_memreg (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_mr_t mr)`
- Internal SC function to assign ownership of a memory region.*

  - `sc_err_t rm_set_memreg_permissions (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_pt_t pt, sc_rm_perm_t perm)`
- Internal SC function to set access permissions for a memory region.*

  - `sc_err_t rm_set_memreg_iee (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_det_t det, sc_rm_rmsg_t rmsg)`
- Internal SC function to set configure IEE parameters for a mem region.*

  - `sc_bool_t rm_is_memreg_owned (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
- Internal SC function to get ownership status of a memory region.*



- [sc\\_err\\_t rm\\_get\\_memreg\\_info](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_faddr\\_t](#) \*addr\_start, [sc\\_faddr\\_t](#) \*addr\_end)  
*Internal SC function used to obtain info about a memory region.*
- [sc\\_err\\_t rm\\_assign\\_pad](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pad\\_t](#) pad)  
*Internal SC function to assign ownership of a pad to a partition.*
- [sc\\_err\\_t rm\\_set\\_pad\\_movable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad\_first, [sc\\_pad\\_t](#) pad\_last, [sc\\_bool\\_t](#) movable)  
*Internal SC function to flag pad as movable or not.*
- [sc\\_bool\\_t rm\\_is\\_pad\\_owned](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad)  
*Internal SC function to get ownership status of a pad.*
- [sc\\_err\\_t rm\\_get\\_pad\\_owner](#) ([sc\\_pad\\_t](#) pad, [sc\\_rm\\_pt\\_t](#) \*pt)  
*Internal SC function to get the owner of a pad.*
- void [rm\\_enable\\_blocking](#) (void)  
*Enable blocking of resources powered off.*
- [sc\\_err\\_t rm\\_init\\_subsys](#) ([sc\\_sub\\_t](#) ss, [sc\\_bool\\_t](#) block\_enb)  
*Internal SC function to reload a subsystem's XRDC info after a power on.*
- void [rm\\_dump](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)  
*Internal SC function to dump RM state for debug.*

### Debug Functions

- void [rm\\_dump\\_partition](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to dump the internal partition state of the RM service.*
- void [rm\\_dump\\_resources](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to dump the internal resource state of the RM service.*
- void [rm\\_dump\\_memregs](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to dump the internal memory state of the RM service.*
- void [rm\\_dump\\_pads](#) ([sc\\_rm\\_pt\\_t](#) pt)  
*Internal SC function to dump the internal pad state of the RM service.*

### Variables

- [uint8\\_t rm\\_max\\_did](#)  
*Max domain used.*

## 18.34.1 Detailed Description

Header file containing the API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.

## 18.35 platform/svc/timer/svc.h File Reference

Header file containing the API for the System Controller (SC) Timer function.

### Functions

#### Internal Functions

- `void timer_init (sc_bool_t api_phase)`  
*Internal SC function to initialize the TIMER service.*
- `void timer_init_part (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`  
*This function initializes a new partition.*
- `sc_err_t timer_set_wdog_timeout (sc_rm_pt_t caller_pt, sc_timer_wdog_time_t timeout)`  
*Internal SC function to set the watchdog timeout in milliseconds.*
- `sc_err_t timer_set_wdog_pre_timeout (sc_rm_pt_t caller_pt, sc_timer_wdog_time_t pre_timeout)`  
*Internal SC function to set the watchdog pre-timeout in milliseconds.*
- `sc_err_t timer_set_wdog_window (sc_rm_pt_t caller_pt, sc_timer_wdog_time_t window)`  
*Internal SC function to set the watchdog window in milliseconds.*
- `sc_err_t timer_start_wdog (sc_rm_pt_t caller_pt, sc_bool_t lock)`  
*Internal SC function to start the watchdog.*
- `sc_err_t timer_stop_wdog (sc_rm_pt_t caller_pt)`  
*Internal SC function to stop the watchdog (if not locked).*
- `void timer_halt_wdog (sc_rm_pt_t pt)`  
*Internal SC function to stop halt the wdog when the partition is deleted.*
- `sc_err_t timer_ping_wdog (sc_rm_pt_t caller_pt)`  
*Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- `sc_err_t timer_get_wdog_status (sc_rm_pt_t caller_pt, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *max_timeout, sc_timer_wdog_time_t *remaining_time)`  
*Internal SC function to get the status of the watchdog.*
- `sc_err_t timer_pt_get_wdog_status (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_bool_t *enb, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *remaining_time)`  
*Internal SC function to get the status of the watchdog of a partition.*
- `sc_err_t timer_set_wdog_action (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_timer_wdog_action_t action)`  
*Internal SC function to configure the action to be taken when a watchdog expires.*
- `sc_err_t timer_take_wdog_action (sc_rm_pt_t pt)`  
*Internal SC function to take the wdog action specified.*
- `sc_err_t timer_set_rtc_time (sc_rm_pt_t caller_pt, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)`  
*Internal SC function to set the RTC time.*
- `sc_err_t timer_get_rtc_time (sc_rm_pt_t caller_pt, uint16_t *year, uint8_t *mon, uint8_t *day, uint8_t *hour, uint8_t *min, uint8_t *sec)`  
*Internal SC function to get the RTC time.*
- `sc_err_t timer_set_rtc_alarm (sc_rm_pt_t caller_pt, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)`  
*Internal SC function to set the RTC alarm.*
- `sc_err_t timer_set_rtc_periodic_alarm (sc_rm_pt_t caller_pt, uint32_t sec)`  
*Internal SC function to set a periodic RTC alarm.*
- `sc_err_t timer_cancel_rtc_alarm (sc_rm_pt_t caller_pt)`  
*Internal SC function to cancel an RTC alarm.*
- `void timer_query_rtc_alarm (sc_rm_pt_t pt, uint32_t *alarm, uint32_t *period)`  
*Internal SC function to query an RTC alarm.*
- `void timer_restore_rtc_alarm (sc_rm_pt_t pt, uint32_t alarm, uint32_t period)`  
*Internal SC function to restore an RTC alarm.*
- `sc_err_t timer_get_rtc_sec1970 (sc_rm_pt_t caller_pt, uint32_t *sec)`  
*Internal SC function to get the RTC time in seconds since 1/1/1970.*
- `sc_err_t timer_set_rtc_calb (sc_rm_pt_t caller_pt, int8_t count)`  
*Internal SC function to set the RTC calibration.*
- `void timer_tick (uint16_t msec)`  
*Internal SC function to increment the RTC.*
- `sc_err_t timer_set_sysctr_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`  
*Internal SC function to set the sysctr alarm.*
- `sc_err_t timer_set_sysctr_periodic_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`  
*Internal SC function to set the periodic sysctr alarm.*
- `sc_err_t timer_cancel_sysctr_alarm (sc_rm_pt_t caller_pt)`  
*Internal SC function to cancel the sysctr alarm.*

### 18.35.1 Detailed Description

Header file containing the API for the System Controller (SC) Timer function.



## Chapter 19

# Example Documentation

### 19.1 board.c

This is an example implementation for the i.MX8QM MEK board.

```
/*
** #####
**
**      Copyright (c) 2016 Freescale Semiconductor, Inc.
**      Copyright 2017-2020 NXP
**
**      Redistribution and use in source and binary forms, with or without modification,
**      are permitted provided that the following conditions are met:
**
**      o Redistributions of source code must retain the above copyright notice, this list
**        of conditions and the following disclaimer.
**
**      o Redistributions in binary form must reproduce the above copyright notice, this
**        list of conditions and the following disclaimer in the documentation and/or
**        other materials provided with the distribution.
**
**      o Neither the name of the copyright holder nor the names of its
**        contributors may be used to endorse or promote products derived from this
**        software without specific prior written permission.
**
**      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**      (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
** #####
**/
/*=====*/
/*!
 * @file
 *
 * File containing the implementation of the MX8QM MEK board.
 *
 * @addtogroup MX8QM_MEK_BRD BRD: MX8QM MEK Board
 *
 * Module for MX8QM MEK board access.
 *
 * @{
 */
/*=====*/
/* Includes */
```

```

#include "main/build_info.h"
#include "main/scfw.h"
#include "main/main.h"
#include "main/board.h"
#include "main/boot.h"
#include "main/soc.h"
#include "board/pmic.h"
#include "all_svc.h"
#include "drivers/lpi2c/fsl_lpi2c.h"
#include "drivers/pmic/fsl_pmic.h"
#include "drivers/pmic/pf8100/fsl_pf8100.h"
#include "drivers/rgpio/fsl_rgpio.h"
#include "drivers/snvs/fsl_snvs.h"
#include "drivers/wdog32/fsl_wdog32.h"
#include "drivers/lpuart/fsl_lpuart.h"
#include "drivers/drc/fsl_drc_cbt.h"
#include "drivers/drc/fsl_drc_derate.h"
#include "drivers/drc/fsl_drc_rdbi_deskew.h"
#include "drivers/drc/fsl_drc_dram_vref.h"
#include "drivers/systick/fsl_systick.h"
#include "pads.h"
#include "drivers/pad/fsl_pad.h"
#include "dcd/dcd_retention.h"
/* Local Defines */

/*!
 * @name Board Configuration
 * DO NOT CHANGE - must match object code.
 */
/*{*/
#define BRD_NUM_RSRC          11U
#define BRD_NUM_CTRL          6U
/*}*/

/*!
 * @name Board Resources
 * DO NOT CHANGE - must match object code.
 */
/*{*/
#define BRD_R_BOARD_PMIC_0    0U
#define BRD_R_BOARD_PMIC_1    1U
#define BRD_R_BOARD_PMIC_2    2U
#define BRD_R_BOARD_R0        3U
#define BRD_R_BOARD_R1        4U
#define BRD_R_BOARD_R2        5U          /*! EMVSIM */
#define BRD_R_BOARD_R3        6U          /*!< USDHC2 on Base board */
#define BRD_R_BOARD_R4        7U
#define BRD_R_BOARD_R5        8U
#define BRD_R_BOARD_R6        9U
#define BRD_R_BOARD_R7        10U         /*!< Test */
/*}*/
#if DEBUG_UART == 3
    /*! Use debugger terminal emulation */
    #define DEBUG_TERM_EMUL
#else
    /*! Use alternate debug UART */
    #define ALT_DEBUG_SCU_UART
#endif
#if (defined(MONITOR) || defined(EXPORT_MONITOR) || defined(HAS_TEST) \
    || (DEBUG_UART == 1) && !defined(DEBUG_TERM_EMUL) \
    && !defined(ALT_DEBUG_SCU_UART))
    #define ALT_DEBUG_UART
#endif

/*! Configure debug UART */
#ifdef ALT_DEBUG_SCU_UART
    #define LPUART_DEBUG        LPUART_SC
#else
    #define LPUART_DEBUG        LPUART_M4_0
#endif

/*! Configure debug UART instance */
#ifdef ALT_DEBUG_SCU_UART
    #define LPUART_DEBUG_INST    0U
#else
    #define LPUART_DEBUG_INST    2U
#endif
#ifdef EMUL
    /*! Configure debug baud rate */
    #define DEBUG_BAUD          4000000U

```

```

#else
    /*! Configure debug baud rate */
    #define DEBUG_BAUD        115200U
#endif
/* Local Types */
/* Local Functions */
static void pmic_init(void);
static sc_err_t pmic_ignore_current_limit(uint8_t address);
static sc_err_t pmic_update_timing(uint8_t address);
static sc_err_t pmic_match_otp(uint8_t address, pmic_version_t ver);
static void board_get_pmic_info(sc_sub_t ss, pmic_id_t *pmic_id,
    uint32_t *pmic_reg, uint8_t *num_regs);
/* Local Variables */
static pmic_version_t pmic_ver;
static uint32_t temp_alarm0;
static uint32_t temp_alarm1;

/*!
 * This constant contains info to map resources to the board.
 * DO NOT CHANGE - must match object code.
 */
const sc_rsrc_map_t board_rsrc_map[BRD_NUM_RSRC_BRD] =
{
    RSRC(PMIC_0, 0, 0),
    RSRC(PMIC_1, 0, 1),
    RSRC(PMIC_2, 0, 2),
    RSRC(BOARD_R0, 0, 3),
    RSRC(BOARD_R1, 0, 4),
    RSRC(BOARD_R2, 0, 5),
    RSRC(BOARD_R3, 0, 6),
    RSRC(BOARD_R4, 0, 7),
    RSRC(BOARD_R5, 0, 8),
    RSRC(BOARD_R6, 0, 9),
    RSRC(BOARD_R7, 0, 10)
};
/* Block of comments that get processed for documentation
DO NOT CHANGE - must match object code. */
#ifdef DOX
    RNFO() /* PMIC 0 */
    RNFO() /* PMIC 1 */
    RNFO() /* PMIC 2 */
    RNFO() /* Misc. board component 0 */
    RNFO() /* Misc. board component 1 */
    RNFO() /* Misc. board component 2 */
    RNFO() /* Misc. board component 3 */
    RNFO() /* Misc. board component 4 */
    RNFO() /* Misc. board component 5 */
    RNFO() /* Misc. board component 6 */
    RNFO() /* Misc. board component 7 */
    TNFO(PMIC_0, TEMP, RO, x, 8) /* Temperature sensor temp */
    TNFO(PMIC_0, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
    TNFO(PMIC_1, TEMP, RO, x, 8) /* Temperature sensor temp */
    TNFO(PMIC_1, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
    TNFO(PMIC_2, TEMP, RO, x, 8) /* Temperature sensor temp */
    TNFO(PMIC_2, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
#endif
/* External Variables */
const sc_rm_idx_t board_num_rsrc = BRD_NUM_RSRC_BRD;

/*!
 * External variable for specing DDR periodic training.
 */
#ifdef BD_LPDDR4_INC_DQS2DQ
const uint32_t board_ddr_period_ms = 3000U;
#else
const uint32_t board_ddr_period_ms = 0U;
#endif
const uint32_t board_ddr_derate_period_ms = 1000U;
/*-----*/
/* Init */
/*-----*/
void board_init(boot_phase_t phase)
{
    rgpio_pin_config_t config;
    config.pinDirection = kRGPIO_DigitalOutput;
    ss_print(3, "board_init(%d)\n", phase);
    if (phase == BOOT_PHASE_HW_INIT)
    {
        #ifndef ALT_DEBUG_SCU_UART
            pad_force_mux(SC_P_SCU_GPIO0_01, 0,
                SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);

```

```

#endif
pad_force_mux(SC_P_SCU_GPIO0_02, 0, SC_PAD_CONFIG_NORMAL,
              SC_PAD_ISO_OFF);
/* Toggle base board reset SC_GPIO_01, >= 30ns */
config.outputLogic = 0U;
FGPIO_PinInit(FGPIOA, 1U, &config);
SYSTICK_CycleDelay(SC_SYSTICK_NSEC_TO_TICKS(30U) + 1U);
FGPIO_PinWrite(FGPIOA, 1U, 1U);
/* SCU_LED on SC_GPIO_02 */
config.outputLogic = 1U;
FGPIO_PinInit(FGPIOA, 2U, &config);
SystemTimeDelay(2U);
}
else if (phase == BOOT_PHASE_FINAL_INIT)
{
    /* Configure SNVS button for rising edge */
    SNVS_ConfigButton(SNVS_DRV_BTN_CONFIG_RISINGEDGE, SC_TRUE);
    /* Init PMIC if not already done */
    pmic_init();
}
else if (phase == BOOT_PHASE_TEST_INIT)
{
    /* Configure board for SCFW tests - only called in a unit test
     * image. Called just before SC tests are run.
     */
    /* Configure ADMA UART pads. Needed for test_dma.
     * NOTE: Even though UART is ALT0, the TX output will not work
     * until the pad mux is configured.
     */
    PAD_SetMux(IOMUXD__UART0_TX, 0U, SC_PAD_CONFIG_NORMAL,
              SC_PAD_ISO_OFF);
    PAD_SetMux(IOMUXD__UART0_RX, 0U, SC_PAD_CONFIG_NORMAL,
              SC_PAD_ISO_OFF);
}
else
{
    ; /* Intentional empty else */
}
}
/*-----*/
/* Return the debug UART info */
/*-----*/
LPUART_Type *board_get_debug_uart(uint8_t *inst, uint32_t *baud)
{
    #if (defined(ALT_DEBUG_UART) || defined(ALT_DEBUG_SCU_UART)) \
        && !defined(DEBUG_TERM_EMUL)
        *inst = LPUART_DEBUG_INST;
        *baud = DEBUG_BAUD;
        return LPUART_DEBUG;
    #else
        return NULL;
    #endif
}
/*-----*/
/* Configure debug UART */
/*-----*/
void board_config_debug_uart(sc_bool_t early_phase)
{
    #if defined(ALT_DEBUG_SCU_UART) && !defined(DEBUG_TERM_EMUL) \
        && defined(DEBUG) && !defined(SIMU)
        /* Power up UART */
        pm_force_resource_power_mode_v(SC_R_SC_UART,
                                       SC_PM_PW_MODE_ON);
        /* Check if debug disabled */
        if (SCFW_DBG_READY == 0U)
        {
            main_config_debug_uart(LPUART_DEBUG, SC_24MHZ);
        }
    #elif defined(ALT_DEBUG_UART) && defined(DEBUG) && !defined(SIMU)
        /* Use M4 UART if ALT_DEBUG_UART defined */
        /* Return if debug already enabled */
        if ((SCFW_DBG_READY == 0U) && (early_phase == SC_FALSE))
        {
            sc_pm_clock_rate_t rate = SC_24MHZ;
            static sc_bool_t banner = SC_FALSE;
            /* Configure pads */
            pad_force_mux(SC_P_M40_I2C0_SDA, 1,
                          SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
            pad_force_mux(SC_P_M40_I2C0_SCL, 1,
                          SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
            /* Power and enable clock */

```



```

    pm_force_resource_power_mode_v(SC_R_SC_PID0,
        SC_PM_PW_MODE_ON);
    pm_force_resource_power_mode_v(SC_R_DBLOGIC,
        SC_PM_PW_MODE_ON);
    pm_force_resource_power_mode_v(SC_R_DB, SC_PM_PW_MODE_ON);
    pm_force_resource_power_mode_v(SC_R_M4_0_UART,
        SC_PM_PW_MODE_ON);
    (void) pm_set_clock_rate(SC_PT, SC_R_M4_0_UART, SC_PM_CLK_PER,
        &rate);
    (void) pm_clock_enable(SC_PT, SC_R_M4_0_UART, SC_PM_CLK_PER,
        SC_TRUE, SC_FALSE);
    /* Configure UART */
    main_config_debug_uart(LPUART_DEBUG, rate);
    if (banner == SC_FALSE)
    {
        debug_print(1,
            "\nHello from SCU (Build %u, Commit %08x, %s %s)\n\n",
            SCFW_BUILD, SCFW_COMMIT, SCFW_DATE, SCFW_TIME);
        banner = SC_TRUE;
    }
}

#elif defined(DEBUG_TERM_EMUL) && defined(DEBUG) && !defined(SIMU)
*SCFW_DBG_TX_PTR = 0U;
*SCFW_DBG_RX_PTR = 0U;
/* Set to 2 for JTAG emulation */
SCFW_DBG_READY = 2U;
#endif
}

/*-----*/
/* Disable debug UART */
/*-----*/
void board_disable_debug_uart(void)
{
    /* Use M4 UART if ALT_DEBUG_UART defined */
    #if defined(ALT_DEBUG_UART) && defined(DEBUG) && !defined(SIMU)
        /* Return if debug already disabled */
        if (SCFW_DBG_READY != 0U)
        {
            /* Disable use of UART */
            SCFW_DBG_READY = 0U;
            /* UART deinit to flush TX buffers
            LPUART_Deinit(LPUART_DEBUG);
            /* Turn off UART */
            pm_force_resource_power_mode_v(SC_R_M4_0_UART,
                SC_PM_PW_MODE_OFF);
        }
    #endif
}

/*-----*/
/* Configure SCFW resource/pins */
/*-----*/
void board_config_sc(sc_rm_pt_t pt_sc)
{
    /* By default, the SCFW keeps most of the resources found in the SCU
    * subsystem. It also keeps the SCU/PMIC pads required for the main
    * code to function. Any additional resources or pads required for
    * the board code to run should be kept here. This is done by marking
    * them as not movable.
    */
    #ifdef ALT_DEBUG_UART
        (void) rm_set_resource_movable(SC_PT, SC_R_M4_0_UART, SC_R_M4_0_UART,
            SC_FALSE);
        (void) rm_set_pad_movable(SC_PT, SC_P_M40_I2C0_SCL, SC_P_M40_I2C0_SDA,
            SC_FALSE);
    #endif
    (void) rm_set_resource_movable(pt_sc, SC_R_SC_I2C, SC_R_SC_I2C,
        SC_FALSE);
    (void) rm_set_pad_movable(pt_sc, SC_P_PMIC_I2C_SDA, SC_P_PMIC_I2C_SCL,
        SC_FALSE);
    #ifdef ALT_DEBUG_SCU_UART
        (void) rm_set_pad_movable(pt_sc, SC_P_SCU_GPIO0_00,
            SC_P_SCU_GPIO0_02, SC_FALSE);
    #else
        (void) rm_set_pad_movable(pt_sc, SC_P_SCU_GPIO0_01,
            SC_P_SCU_GPIO0_02, SC_FALSE);
    #endif
}

/*-----*/
/* Get board parameter */
/*-----*/
board_parm_rtn_t board_parameter(board_parm_t parm)

```

```

{
    board_parm_rtn_t rtn = BOARD_PARM_RTN_NOT_USED;
    /* Note return values are usually static. Can be made dynamic by storing
       return in a global variable and setting using board_set_control() */
    switch (parm)
    {
        /* Used whenever HSIO SS powered up. Valid return values are
           BOARD_PARM_RTN_EXTERNAL or BOARD_PARM_RTN_INTERNAL */
        case BOARD_PARM_PCIE_PLL :
            rtn = BOARD_PARM_RTN_EXTERNAL;
            break;
        case BOARD_PARM_KS1_RESUME_USEC:
            rtn = BOARD_KS1_RESUME_USEC;
            break;
        case BOARD_PARM_KS1_RETENTION:
            rtn = BOARD_KS1_RETENTION;
            break;
        case BOARD_PARM_KS1_ONOFF_WAKE:
            rtn = BOARD_KS1_ONOFF_WAKE;
            break;
        case BOARD_PARM_DC0_PLL0_SSC:
            rtn = BOARD_PARM_RTN_NOT_USED;
            break;
        case BOARD_PARM_DC0_PLL1_SSC:
            rtn = BOARD_PARM_RTN_NOT_USED;
            break;
        case BOARD_PARM_DC1_PLL0_SSC:
            rtn = BOARD_PARM_RTN_NOT_USED;
            break;
        case BOARD_PARM_DC1_PLL1_SSC:
            rtn = BOARD_PARM_RTN_NOT_USED;
            break;
        case BOARD_PARM_KS1_WDOG_WAKE:
            rtn = BOARD_PARM_KS1_WDOG_WAKE_ENABLE;
            break;
        default :
            ; /* Intentional empty default */
            break;
    }
    return rtn;
}
/*-----*/
/* Get resource availability info */
/*-----*/
sc_bool_t board_rsrc_avail(sc_rsrc_t rsrc)
{
    sc_bool_t rtn = SC_TRUE;
    /* Return SC_FALSE here if a resource isn't available due to board
       connections (typically lack of power). Examples include DRC_0/1
       and ADC. */
    /* The value here may be overridden by SoC fuses or emulation config */

    /* Note return values are usually static. Can be made dynamic by storing
       return in a global variable and setting using board_set_control() */
    #if defined(BD_DDR_RET_NUM_DRC) && (BD_DDR_RET_NUM_DRC == 1U)
        if(rsrc == SC_R_DRC_1)
        {
            rtn = SC_FALSE;
        }
    #endif
    if(rsrc == SC_R_PMIC_2)
    {
        rtn = SC_FALSE;
    }
    return rtn;
}
/*-----*/
/* Init DDR */
/*-----*/
sc_err_t board_init_ddr(sc_bool_t early, sc_bool_t ddr_initialized)
{
    /*
     * Variables for DDR retention
     */
    #if defined(BD_DDR_RET) & !defined(SKIP_DDR)
        /* Storage for DRC registers */
        static ddrc board_ddr_ret_drc_inst[BD_DDR_RET_NUM_DRC];
        /* Storage for DRC PHY registers */
        static ddr_phy board_ddr_ret_drc_phy_inst[BD_DDR_RET_NUM_DRC];
        /* Storage for DDR regions */
        static uint32_t board_ddr_ret_buf1[BD_DDR_RET_REGION1_SIZE];
    #endif
}

```

```

#ifdef BD_DDR_RET_REGION2_SIZE
static uint32_t board_ddr_ret_buf2[BD_DDR_RET_REGION2_SIZE];
#endif
#ifdef BD_DDR_RET_REGION3_SIZE
static uint32_t board_ddr_ret_buf3[BD_DDR_RET_REGION3_SIZE];
#endif
#ifdef BD_DDR_RET_REGION4_SIZE
static uint32_t board_ddr_ret_buf4[BD_DDR_RET_REGION4_SIZE];
#endif
#ifdef BD_DDR_RET_REGION5_SIZE
static uint32_t board_ddr_ret_buf5[BD_DDR_RET_REGION5_SIZE];
#endif
#ifdef BD_DDR_RET_REGION6_SIZE
static uint32_t board_ddr_ret_buf6[BD_DDR_RET_REGION6_SIZE];
#endif
/* DDR region descriptors */
static const soc_ddr_ret_region_t board_ddr_ret_region[BD_DDR_RET_NUM_REGION] =
{
    { BD_DDR_RET_REGION1_ADDR, BD_DDR_RET_REGION1_SIZE, board_ddr_ret_buf1 },
#ifdef BD_DDR_RET_REGION2_SIZE
    { BD_DDR_RET_REGION2_ADDR, BD_DDR_RET_REGION2_SIZE, board_ddr_ret_buf2 },
#endif
#ifdef BD_DDR_RET_REGION3_SIZE
    { BD_DDR_RET_REGION3_ADDR, BD_DDR_RET_REGION3_SIZE, board_ddr_ret_buf3 },
#endif
#ifdef BD_DDR_RET_REGION4_SIZE
    { BD_DDR_RET_REGION4_ADDR, BD_DDR_RET_REGION4_SIZE, board_ddr_ret_buf4 },
#endif
#ifdef BD_DDR_RET_REGION5_SIZE
    { BD_DDR_RET_REGION5_ADDR, BD_DDR_RET_REGION5_SIZE, board_ddr_ret_buf5 },
#endif
#ifdef BD_DDR_RET_REGION6_SIZE
    { BD_DDR_RET_REGION6_ADDR, BD_DDR_RET_REGION6_SIZE, board_ddr_ret_buf6 }
#endif
};
/* DDR retention descriptor passed to SCFW */
static soc_ddr_ret_info_t board_ddr_ret_info =
{
    BD_DDR_RET_NUM_DRC, board_ddr_ret_drc_inst, board_ddr_ret_drc_phy_inst,
    BD_DDR_RET_NUM_REGION, board_ddr_ret_region
};
#endif
#if defined(BD_LPDDR4_INC_DQS2DQ) && defined(BOARD_DQS2DQ_SYNC)
static soc_dqs2dq_sync_info_t board_dqs2dq_sync_info =
{
    BOARD_DQS2DQ_ISI_RSRC, BOARD_DQS2DQ_ISI_REG, BOARD_DQS2DQ_SYNC_TIME
};
#endif
board_print(3, "board_init_ddr(%d)\n", early);
#ifdef SKIP_DDR
return SC_ERR_UNAVAILABLE;
#else
sc_err_t err = SC_ERR_NONE;
/* Don't power up DDR for M4s */
ASRT_ERR(early == SC_FALSE, SC_ERR_UNAVAILABLE);
if ((err == SC_ERR_NONE) && (ddr_initialized == SC_FALSE))
{
    board_print(1, "SCFW: ");
    err = board_ddr_config(SC_FALSE, BOARD_DDR_COLD_INIT);
#ifdef LP4_MANUAL_DERATE_WORKAROUND
    ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
#endif
}
#endif
#ifdef DEBUG_BOARD
uint32_t rate = 0U;
sc_err_t rate_err = SC_ERR_FAIL;
if (rm_is_resource_avail(SC_R_DRC_0))
{
    rate_err = pm_get_clock_rate(SC_PT, SC_R_DRC_0,
                                SC_PM_CLK_SLV_BUS, &rate);
}
else if (rm_is_resource_avail(SC_R_DRC_1))
{
    rate_err = pm_get_clock_rate(SC_PT, SC_R_DRC_1,
                                SC_PM_CLK_SLV_BUS, &rate);
}
else
{
    ; /* Intentional empty else */
}
if (rate_err == SC_ERR_NONE)

```

```

        {
            board_print(1, "DDR frequency = %u\n", rate * 2U);
        }
    #endif
    if (err == SC_ERR_NONE)
    {
        #ifdef BD_DDR_RET
            soc_ddr_config_retention(&board_ddr_ret_info);
        #endif
        #ifdef BD_LPDDR4_INC_DQS2DQ
        #ifdef BOARD_DQS2DQ_SYNC
            soc_ddr_dqs2dq_config(&board_dqs2dq_sync_info);
        #endif
        if (board_ddr_period_ms != 0U)
        {
            soc_ddr_dqs2dq_init();
        }
        #endif
    }
    #ifdef LP4_MANUAL_DERATE_WORKAROUND
        board_ddr_derate_periodic_enable(SC_TRUE);
    #endif
    return err;
#endif
}
/*-----*/
/* Take action on DDR */
/*-----*/
sc_err_t board_ddr_config(bool rom_caller, board_ddr_action_t action)
{
    /* Note this is called by the ROM before the SCFW is initialized.
     * Do NOT make any unqualified calls to any other APIs.
     */
    sc_err_t err = SC_ERR_NONE;
    #ifdef LP4_MANUAL_DERATE_WORKAROUND
        sc_bool_t polling = SC_FALSE;
    #endif
    switch(action)
    {
        case BOARD_DDR_PERIODIC:
            #ifdef BD_LPDDR4_INC_DQS2DQ
                soc_ddr_dqs2dq_periodic();
            #endif
            break;
        case BOARD_DDR_SR_DRC_OFF_ENTER:
            #ifdef LP4_MANUAL_DERATE_WORKAROUND
                board_ddr_derate_periodic_enable(SC_FALSE);
            #endif
            board_ddr_periodic_enable(SC_FALSE);
            #ifdef BD_DDR_RET
                soc_ddr_enter_retention();
            #endif
            break;
        case BOARD_DDR_SR_DRC_OFF_EXIT:
            #ifdef BD_DDR_RET
                soc_ddr_exit_retention();
            #endif
            #ifdef LP4_MANUAL_DERATE_WORKAROUND
                ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
                board_ddr_derate_periodic_enable(SC_TRUE);
            #endif
            #ifdef BD_LPDDR4_INC_DQS2DQ
                soc_ddr_dqs2dq_init();
            #endif
            board_ddr_periodic_enable(SC_TRUE);
            break;
        case BOARD_DDR_SR_DRC_ON_ENTER:
            #ifdef LP4_MANUAL_DERATE_WORKAROUND
                board_ddr_derate_periodic_enable(SC_FALSE);
            #endif
            board_ddr_periodic_enable(SC_FALSE);
            soc_self_refresh_power_down_clk_disable_entry();
            break;
        case BOARD_DDR_SR_DRC_ON_EXIT:
            soc_refresh_power_down_clk_disable_exit();
            #ifdef LP4_MANUAL_DERATE_WORKAROUND
                ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
                board_ddr_derate_periodic_enable(SC_TRUE);
            #endif
            #ifdef BD_LPDDR4_INC_DQS2DQ
                soc_ddr_dqs2dq_periodic();
            #endif
    }
}

```

```

#endif
    board_ddr_periodic_enable(SC_TRUE);
    break;
    case BOARD_DDR_PERIODIC_HALT:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
    board_ddr_derate_periodic_enable(SC_FALSE);
#endif
    board_ddr_periodic_enable(SC_FALSE);
    break;
    case BOARD_DDR_PERIODIC_RESTART:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
    ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
    board_ddr_derate_periodic_enable(SC_TRUE);
#endif
#ifdef BD_LPDDR4_INC_DQS2DQ
    soc_ddr_dqs2dq_periodic();
#endif
    board_ddr_periodic_enable(SC_TRUE);
    break;
#ifdef LP4_MANUAL_DERATE_WORKAROUND
    case BOARD_DDR_DERATE_PERIODIC:
    polling = ddrc_lpddr4_derate_periodic(BD_DDR_RET_NUM_DRC);
    if (polling != SC_TRUE)
    {
        board_ddr_derate_periodic_enable(SC_FALSE);
    }
    break;
#endif
    case BOARD_DDR0_VREF:
    #if defined(MONITOR) || defined(EXPORT_MONITOR)
    // Launch VREF training
    DRAM_VREF_training_hw(0);
    #else
    // Run vref training
    DRAM_VREF_training_sw(0);
    #endif
    break;
    case BOARD_DDR1_VREF:
    #if defined(MONITOR) || defined(EXPORT_MONITOR)
    // Launch VREF training
    DRAM_VREF_training_hw(1);
    #else
    // Run vref training
    DRAM_VREF_training_sw(1);
    #endif
    break;
    default:
    #include "dcd/dcd.h"
    break;
}
return err;
}
/*-----*/
/* Configure the system (inc. additional resource partitions) */
/*-----*/
void board_system_config(sc_bool_t early, sc_rm_pt_t pt_boot)
{
    sc_err_t err = SC_ERR_NONE;
    /* This function configures the system. It usually partitions
    resources according to the system design. It must be modified by
    customers. Partitions should then be specified using the mkimage
    -p option. */
    /* Note the configuration here is for NXP test purposes */
    sc_bool_t alt_config = SC_FALSE;
    sc_bool_t no_ap = SC_FALSE;
    /* Get boot parameters. See the Boot Flags section for definition
    of these flags.*/
    boot_get_data(NULL, NULL, NULL, NULL, NULL, NULL, &alt_config,
    NULL, NULL, &no_ap);
    board_print(3, "board_system_config(%d, %d)\n", early, alt_config);
#ifdef EMUL
    sc_rm_mr_t mr_temp;
    /* Board has 6GB memory so fragment upper region and retain 4GB */
    BRD_ERR(rm_memreg_frag(pt_boot, &mr_temp, 0x980000000ULL,
    0xFFFFFFFFFULL));
    BRD_ERR(rm_memreg_free(pt_boot, mr_temp));
#endif
    /* Configure initial resource allocation (note additional allocation
    and assignments can be made by the SCFW clients at run-time */
    if ((alt_config != SC_FALSE)
    && (rm_is_resource_avail(SC_R_M4_0_PID0) != SC_FALSE))

```

```

{
    sc_rm_pt_t pt_m4_0;
    sc_rm_pt_t pt_m4_1;
    sc_rm_mr_t mr_m4_0, mr_m4_1;
    sc_rm_pt_t pt_sh;
    sc_rm_mr_t mr_sh;
#ifdef BOARD_RM_DUMP
    rm_dump(pt_boot);
#endif
    /* Mark all resources as not movable */
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_ALL, SC_R_ALL,
        SC_FALSE));
    BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_ALL, SC_P_ALL,
        SC_FALSE));
    /* Allocate M4_0 partition */
    BRD_ERR(rm_partition_alloc(pt_boot, &pt_m4_0, SC_FALSE, SC_TRUE,
        SC_FALSE, SC_TRUE, SC_FALSE));
    /* Mark all M4_0 subsystem resources as movable */
    BRD_ERR(rm_set_subsys_rsrc_movable(pt_boot, SC_R_M4_0_PID0,
        SC_TRUE));
    BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_M40_I2C0_SCL,
        SC_P_M40_GPIO0_01, SC_TRUE));
    /* Move some resources not in the M4_0 subsystem */
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_SYSTEM,
        SC_R_SYSTEM, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_IRQSTR_M4_0,
        SC_R_IRQSTR_M4_0, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_5B,
        SC_R_MU_5B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_7A,
        SC_R_MU_7A, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_8B,
        SC_R_MU_8B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_GPT_4,
        SC_R_GPT_4, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_SECO_MU_4,
        SC_R_SECO_MU_4, SC_TRUE));
    /* Move everything flagged as movable */
    BRD_ERR(rm_move_all(pt_boot, pt_boot, pt_m4_0, SC_TRUE, SC_TRUE));
    /* Allow all to access the SEMA42 */
    BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_M4_0_SEMA42,
        SC_RM_PT_ALL, SC_RM_PERM_FULL));
    /* Move M4_0 TCM */
    BRD_ERR(rm_find_memreg(pt_boot, &mr_m4_0, 0x034FE0000ULL,
        0x034FE0000ULL));
    BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
    /* Reserve DDR for M4_0 */
    BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0, 0x088000000ULL,
        0x0887FFFFFULL));
    BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
    /* Reserve FlexSPI for M4_0 */
    BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0, 0x08081000ULL,
        0x08180FFFFULL));
    BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
    /* Allocate M4_1 partition */
    BRD_ERR(rm_partition_alloc(pt_boot, &pt_m4_1, SC_FALSE, SC_TRUE,
        SC_FALSE, SC_TRUE, SC_FALSE));
    /* Mark all M4_1 subsystem resources as movable */
    BRD_ERR(rm_set_subsys_rsrc_movable(pt_boot, SC_R_M4_1_PID0,
        SC_TRUE));
    BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_M41_I2C0_SCL,
        SC_P_M41_GPIO0_01, SC_TRUE));
    /* Move some resources not in the M4_1 subsystem */
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_IRQSTR_M4_1,
        SC_R_IRQSTR_M4_1, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_UART_2,
        SC_R_UART_2, SC_TRUE));
    BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_UART0_CTS_B,
        SC_P_UART0_RTS_B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_6B,
        SC_R_MU_6B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_7B,
        SC_R_MU_7B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_9B,
        SC_R_MU_9B, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_GPT_3,
        SC_R_GPT_3, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_CAN_0,
        SC_R_CAN_2, SC_TRUE));
    BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_FSPI_0,
        SC_R_FSPI_0, SC_TRUE));

```

```

/* Move some pads not in the M4_1 subsystem */
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_FLEXCAN0_RX,
    SC_P_FLEXCAN2_TX, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_QSPI0A_DATA0,
    SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0, SC_TRUE));
/* Move everything flagged as movable */
BRD_ERR(rm_move_all(pt_boot, pt_boot, pt_m4_1, SC_TRUE, SC_TRUE));
/* Allow all to access the SEMA42 */
BRD_ERR(rm_set_peripheral_permissions(pt_m4_1, SC_R_M4_1_SEMA42,
    SC_RM_PT_ALL, SC_RM_PERM_FULL));
/* Move M4_1 TCM */
BRD_ERR(rm_find_memreg(pt_boot, &mr_m4_1, 0x038FE0000ULL,
    0x038FE0000ULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Reserve DDR for M4_1 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_1, 0x088800000ULL,
    0x08FFFFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Reserve FlexSPI for M4_1 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_1, 0x08181000ULL,
    0x08280FFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Allow AP and M4_1 to use SYSTEM */
BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_SYSTEM,
    pt_boot, SC_RM_PERM_SEC_RW));
BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_SYSTEM,
    pt_m4_1, SC_RM_PERM_SEC_RW));
/* Move partition to be owned by SC */
BRD_ERR(rm_set_parent(pt_boot, pt_m4_0, SC_PT));
BRD_ERR(rm_set_parent(pt_boot, pt_m4_1, SC_PT));
/* Move boot to be owned by M4_0 */
if (no_ap != SC_FALSE)
{
    BRD_ERR(rm_set_parent(SC_PT, pt_boot, pt_m4_0));
}
/* Allocate shared partition */
BRD_ERR(rm_partition_alloc(SC_PT, &pt_sh, SC_FALSE, SC_TRUE,
    SC_FALSE, SC_FALSE, SC_FALSE));
/* Create shared memory space */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_sh,
    0x090000000ULL, 0x091FFFFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_sh, mr_sh));
BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_boot,
    SC_RM_PERM_FULL));
BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_m4_0,
    SC_RM_PERM_FULL));
BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_m4_1,
    SC_RM_PERM_FULL));
/* Protect some resources */
/* M4 PID1-4 can be used to allow M4 to map to other SID */
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID1));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID2));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID3));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID4));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID1));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID2));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID3));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID4));
#ifdef BOARD_RM_DUMP
    rm_dump(pt_boot);
#endif
}
}
/*-----*/
/* Early CPU query */
/*-----*/
sc_bool_t board_early_cpu(sc_rsrc_t cpu)
{
    sc_bool_t rtn = SC_FALSE;
    if ((cpu == SC_R_M4_0_PID0) || (cpu == SC_R_M4_1_PID0))
    {
        rtn = SC_TRUE;
    }
    return rtn;
}
/*-----*/
/* Transition external board-level SoC power domain */
/*-----*/
void board_set_power_mode(sc_sub_t ss, uint8_t pd,
    sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)
{

```

```

pmic_id_t pmic_id[2] = {0U, 0U};
uint32_t pmic_reg[2] = {0U, 0U};
uint8_t num_regs = 0U;
board_print(3, "board_set_power_mode(%s, %d, %d, %d)\n", snames[ss],
    pd, from_mode, to_mode);
board_get_pmic_info(ss, pmic_id, pmic_reg, &num_regs);
/* Check for PMIC */
if (pmic_ver.device_id != 0U)
{
    sc_err_t err = SC_ERR_NONE;
    /* Flip switch */
    if (to_mode > SC_PM_PW_MODE_OFF)
    {
        uint8_t idx = 0U;
        while (idx < num_regs)
        {
            BRD_ERR(PMIC_SET_MODE(pmic_id[idx], pmic_reg[idx],
                SW_RUN_PWM | SW_STBY_PWM));
            idx++;
        }
        SystemTimeDelay(PMIC_MAX_RAMP);
    }
    else
    {
        uint8_t idx = 0U;
        while (idx < num_regs)
        {
            BRD_ERR(PMIC_SET_MODE(pmic_id[idx], pmic_reg[idx],
                SW_RUN_OFF));
            idx++;
        }
    }
}
}
/*-----*/
/* Set the voltage for the given SS. */
/*-----*/
sc_err_t board_set_voltage(sc_sub_t ss, uint32_t new_volt, uint32_t old_volt)
{
    sc_err_t err = SC_ERR_NONE;
    pmic_id_t pmic_id[2] = {0U, 0U};
    uint32_t pmic_reg[2] = {0U, 0U};
    uint8_t num_regs = 0U;
    board_print(3, "board_set_voltage(%s, %u, %u)\n", snames[ss], new_volt,
        old_volt);
    board_get_pmic_info(ss, pmic_id, pmic_reg, &num_regs);
    /* Check for PMIC */
    if (pmic_ver.device_id == 0U)
    {
        err = SC_ERR_NOTFOUND;
    }
    else
    {
        uint8_t idx = 0U;
        while (idx < num_regs)
        {
            BRD_ERR(PMIC_SET_VOLTAGE(pmic_id[idx], pmic_reg[idx], new_volt,
                REG_RUN_MODE));
            idx++;
        }
        if ((old_volt != 0U) && (new_volt > old_volt))
        {
            /* PMIC_MAX_RAMP_RATE is in nano Volts. */
            uint32_t ramp_time = ((new_volt - old_volt) * 1000U)
                / PMIC_MAX_RAMP_RATE;
            SystemTimeDelay(ramp_time + 1U);
        }
    }
    return err;
}
/*-----*/
/* Set board power supplies when enter/exit low-power mode */
/*-----*/
void board_lpm(sc_pm_power_mode_t mode)
{
    static uint32_t vdd_memc_mode = 0U;
    if (mode == SC_PM_PW_MODE_STBY)
    {
        /*
         * System standby (KS1) entry allows VDD_MEMC to be gated off.
         * Save current mode and switch off supply.
        */
    }
}

```



```

    */
    if (PMIC_GET_MODE(PMIC_1_ADDR, PF8100_SW5, &vdd_memc_mode)
        == SC_ERR_NONE)
    {
        (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_SW5, SW_STBY_OFF
            | SW_RUN_OFF);
    }
}
else if (mode == SC_PM_PW_MODE_ON)
{
    /*
     * System standby (KS1) exit should switch on VDD_MEMC. Restore
     * previous mode saved during KS1 entry.
     */
    if (vdd_memc_mode != 0U)
    {
        (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_SW5, vdd_memc_mode);
    }
}
else
{
    ; /* Intentional empty else */
}
}

/*-----*/
/* Reset a board resource */
/*-----*/
void board_rsrc_reset(sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx, sc_rm_pt_t pt)
{
}

/*-----*/
/* Transition external board-level supply for board component */
/*-----*/
void board_trans_resource_power(sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx,
    sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)
{
    board_print(3, "board_trans_resource_power(%d, %s, %u, %u)\n", idx,
        rnames[rsrc_idx], from_mode, to_mode);
    /* Init PMIC */
    pmic_init();
    /* Process resource */
    if (pmic_ver.device_id != 0U)
    {
        sc_err_t err = SC_ERR_NONE;
        switch (idx)
        {
            case BRD_R_BOARD_R2 : /* EMVSIM */
                if (to_mode > SC_PM_PW_MODE_OFF)
                {
                    BRD_ERR(PMIC_SET_VOLTAGE(PMIC_1_ADDR, PF8100_LDO1,
                        3000, REG_RUN_MODE));
                    BRD_ERR(PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO1,
                        RUN_EN_STBY_EN));
                }
                else
                {
                    BRD_ERR(PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO1,
                        RUN_OFF_STBY_OFF));
                }
                break;
            case BRD_R_BOARD_R3 : /* USDHC2 on Base Board */
                if (to_mode > SC_PM_PW_MODE_OFF)
                {
                    BRD_ERR(PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO2,
                        RUN_EN_STBY_EN | VSELECT_EN));
                }
                else
                {
                    BRD_ERR(PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO2,
                        RUN_OFF_STBY_OFF));
                }
                break;
            case BRD_R_BOARD_R7 :
                /* Example for testing (use SC_R_BOARD_R7) */
                board_print(3, "SC_R_BOARD_R7 from %u to %u\n",
                    from_mode, to_mode);
                break;
            default :
                ; /* Intentional empty default */
                break;
        }
    }
}

```

```

    }
}
/*-----*/
/* Set board power mode */
/*-----*/
sc_err_t board_power(sc_pm_power_mode_t mode)
{
    sc_err_t err = SC_ERR_NONE;
    if (mode == SC_PM_PW_MODE_OFF)
    {
        /* Request power off */
        SNVS_PowerOff();
        err = snvs_err;
        /* Loop forever */
        while(err == SC_ERR_NONE)
        {
            ; /* Intentional empty while */
        }
    }
    else
    {
        err = SC_ERR_PARM;
    }
    return err;
}
/*-----*/
/* Reset board */
/*-----*/
sc_err_t board_reset(sc_pm_reset_type_t type, sc_pm_reset_reason_t reason,
                    sc_rm_pt_t pt)
{
    if (type == SC_PM_RESET_TYPE_BOARD)
    {
        /* Request PMIC do a board reset */
    }
    else if (type == SC_PM_RESET_TYPE_COLD)
    {
        /* Request PMIC do a cold reset */
    }
    else
    {
        ; /* Intentional empty else */
    }
    #ifdef DEBUG
        /* Dump out caller of reset request */
        always_print("Board reset (%u, caller = 0x%08X)\n", reason,
                    __builtin_return_address(0));
    #endif
    #ifdef ALT_DEBUG_UART
        /* Invoke LPUART deinit to drain TX buffers if a warm reset follows */
        LPUART_Deinit(LPUART_DEBUG);
    #endif
    /* Request a warm reset */
    soc_set_reset_info(reason, pt);
    NVIC_SystemReset();
    return SC_ERR_UNAVAILABLE;
}
/*-----*/
/* Handle CPU reset event */
/*-----*/
void board_cpu_reset(sc_rsrc_t resource, board_cpu_rst_ev_t reset_event,
                    sc_rm_pt_t pt)
{
    /* Note: Production code should decide the response for each type
     * of reset event. Options include allowing the SCFW to
     * reset the CPU or forcing a full system reset. Additionally,
     * the number of reset attempts can be tracked to determine the
     * reset response.
     */
    /* Check for M4 reset event */
    if ((resource == SC_R_M4_0_PID0) || (resource == SC_R_M4_1_PID0))
    {
        always_print("CM4 reset event (rsrc = %d, event = %d)\n", resource,
                    reset_event);
        /* Treat lockups or parity/ECC reset events as board faults */
        if ((reset_event == BOARD_CPU_RESET_LOCKUP) ||
            (reset_event == BOARD_CPU_RESET_MEM_ERR))
        {
            board_fault(SC_FALSE, BOARD_BFAULT_CPU, pt);
        }
    }
}

```

```

    /* Returning from this function will result in an attempt reset the
       partition or board depending on the event and wdog action. */
}
/*-----*/
/* Trap partition reboot */
/*-----*/
void board_reboot_part(sc_rm_pt_t pt, sc_pm_reset_type_t *type,
                      sc_pm_reset_reason_t *reason, sc_pm_power_mode_t *mode,
                      uint32_t *mask)
{
    /* Code can modify or log the parameters. Can also take another action like
       * reset the board. After return from this function, the partition will be
       * rebooted.
       */
    *mask = 0UL;
}
/*-----*/
/* Trap partition reboot continue */
/*-----*/
void board_reboot_part_cont(sc_rm_pt_t pt, sc_rsrc_t *boot_cpu,
                           sc_rsrc_t *boot_mu, sc_rsrc_t *boot_dev, sc_faddr_t *boot_addr)
{
    /* Code can modify boot parameters on a reboot. Called after partition
       * is powered off but before it is powered back on and started.
       */
}
/*-----*/
/* Return partition reboot timeout action */
/*-----*/
board_reboot_to_t board_reboot_timeout(sc_rm_pt_t pt)
{
    /* Return the action to take if a partition reboot requires continue
       * ack for others and does not happen before timeout */
    return BOARD_REBOOT_TO_FORCE;
}
/*-----*/
/* Handle panic temp alarm */
/*-----*/
void board_panic(sc_dsc_t dsc)
{
    /* See Porting Guide for more info on panic alarms */
#ifdef DEBUG
    error_print("Panic temp (dsc=%d)\n", dsc);
#endif
    (void) board_reset(SC_PM_RESET_TYPE_BOARD, SC_PM_RESET_REASON_TEMP,
                      SC_PT);
}
/*-----*/
/* Handle fault or return from main() */
/*-----*/
void board_fault(sc_bool_t restarted, sc_bfault_t reason,
                 sc_rm_pt_t pt)
{
    /* Note, delete the DEBUG case if fault behavior should be like
       typical production build even if DEBUG defined */
#ifdef DEBUG
    /* Disable the WDOG */
    WDOG32_Unlock(WDOG_SC);
    WDOG32_SetTimeoutValue(WDOG_SC, 0xFFFF);
    WDOG32_Disable(WDOG_SC);
    board_print(1, "board fault(%u, %u, %u)\n", restarted, reason, pt);
    /* Stop so developer can see WDOG occurred */
    HALT;
#else
    /* Was this called to report a previous WDOG restart? */
    if (restarted == SC_FALSE)
    {
        /* Fault just occurred, need to reset */
        (void) board_reset(SC_PM_RESET_TYPE_BOARD,
                          SC_PM_RESET_REASON_SCFW_FAULT, pt);
        /* Wait for reset */
        HALT;
    }
    /* Issue was before restart so just return */
#endif
}
/*-----*/
/* Handle SECO/SNVS security violation */
/*-----*/
void board_security_violation(void)
{

```

```

    always_print("SNVS security violation\n");
}
/*-----*/
/* Get the status of the ON/OFF button */
/*-----*/
sc_bool_t board_get_button_status(void)
{
    return SNVS_GetButtonStatus();
}
/*-----*/
/* Set control value */
/*-----*/
sc_err_t board_set_control(sc_rsrc_t resource, sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t val)
{
    sc_err_t err = SC_ERR_NONE;
    board_print(3,
        "board_set_control(%s, %u, %u)\n", rnames[rsrc_idx], ctrl, val);
    /* Init PMIC */
    pmic_init();
    /* Check if PMIC available */
    ASRT_ERR(pmic_ver.device_id != 0U, SC_ERR_NOTFOUND);
    if (err == SC_ERR_NONE)
    {
        /* Process control */
        switch (resource)
        {
            {
                case SC_R_PMIC_0 :
                    if (ctrl == SC_C_TEMP_HI)
                    {
                        temp_alarm0 =
                            SET_PMIC_TEMP_ALARM(PMIC_0_ADDR, val);
                    }
                    else
                    {
                        err = SC_ERR_PARM;
                    }
                    break;
                case SC_R_PMIC_1 :
                    if (ctrl == SC_C_TEMP_HI)
                    {
                        temp_alarm1 =
                            SET_PMIC_TEMP_ALARM(PMIC_1_ADDR, val);
                    }
                    else
                    {
                        err = SC_ERR_PARM;
                    }
                    break;
                case SC_R_BOARD_R7 :
                    if (ctrl == SC_C_VOLTAGE)
                    {
                        /* Example (used for testing) */
                        board_print(3, "SC_R_BOARD_R7 voltage set to %u\n",
                            val);
                    }
                    else
                    {
                        err = SC_ERR_PARM;
                    }
                    break;
                default :
                    err = SC_ERR_PARM;
                    break;
            }
        }
    }
    return err;
}
/*-----*/
/* Get control value */
/*-----*/
sc_err_t board_get_control(sc_rsrc_t resource, sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t *val)
{
    sc_err_t err = SC_ERR_NONE;
    board_print(3,
        "board_get_control(%s, %u)\n", rnames[rsrc_idx], ctrl);
    /* Init PMIC */
    pmic_init();
    /* Check if PMIC available */
    ASRT_ERR(pmic_ver.device_id != 0U, SC_ERR_NOTFOUND);

```

```

if (err == SC_ERR_NONE)
{
    /* Process control */
    switch (resource)
    {
        case SC_R_PMIC_0 :
            if (ctrl == SC_C_TEMP)
            {
                *val = GET_PMIC_TEMP (PMIC_0_ADDR);
            }
            else if (ctrl == SC_C_TEMP_HI)
            {
                *val = temp_alarm0;
            }
            else if (ctrl == SC_C_ID)
            {
                pmic_version_t v = GET_PMIC_VERSION (PMIC_0_ADDR);
                *val = (U32(v.device_id) << 8U) | U32(v.si_rev);
            }
            else
            {
                err = SC_ERR_PARM;
            }
            break;
        case SC_R_PMIC_1 :
            if (ctrl == SC_C_TEMP)
            {
                *val = GET_PMIC_TEMP (PMIC_1_ADDR);
            }
            else if (ctrl == SC_C_TEMP_HI)
            {
                *val = temp_alarm1;
            }
            else if (ctrl == SC_C_ID)
            {
                pmic_version_t v = GET_PMIC_VERSION (PMIC_1_ADDR);
                *val = (U32(v.device_id) << 8U) | U32(v.si_rev);
            }
            else
            {
                err = SC_ERR_PARM;
            }
            break;
        case SC_R_BOARD_R7 :
            if (ctrl == SC_C_VOLTAGE)
            {
                /* Example (used for testing) */
                board_print(3, "SC_R_BOARD_R7 voltage get\n");
            }
            else
            {
                err = SC_ERR_PARM;
            }
            break;
        default :
            err = SC_ERR_PARM;
            break;
    }
}
return err;
}
/*-----*/
/* PMIC Interrupt (INTB) handler */
/*-----*/
void PMIC_IRQHandler(void)
{
    if (PMIC_IRQ_SERVICE(PMIC_1_ADDR) != SC_FALSE)
    {
        ss_irq_trigger(SC_IRQ_GROUP_TEMP, SC_IRQ_TEMP_PMIC1_HIGH,
            SC_PT_ALL);
    }
    if (PMIC_IRQ_SERVICE(PMIC_0_ADDR) != SC_FALSE)
    {
        ss_irq_trigger(SC_IRQ_GROUP_TEMP, SC_IRQ_TEMP_PMIC0_HIGH,
            SC_PT_ALL);
    }
    NVIC_ClearPendingIRQ(PMIC_INT_IRQn);
}
/*-----*/
/* Button Handler */
/*-----*/

```

```

void SNVS_Button_IRQHandler(void)
{
    SNVS_ClearButtonIRQ();
    ss_irq_trigger(SC_IRQ_GROUP_WAKE, SC_IRQ_BUTTON,
        SC_PT_ALL);
}
/*=====*/
/*-----*/
/* Init the PMIC interface */
/*-----*/
static void pmic_init(void)
{
    #ifndef EMUL
        static sc_bool_t pmic_checked = SC_FALSE;
        static lpi2c_master_config_t lpi2c_masterConfig;
        sc_pm_clock_rate_t rate = SC_24MHZ;
        /* See if we already checked for the PMIC */
        if (pmic_checked == SC_FALSE)
        {
            sc_err_t err = SC_ERR_NONE;
            pmic_checked = SC_TRUE;
            /* Initialize the PMIC */
            board_print(3, "Start PMIC init\n");
            /* Power up the I2C and configure clocks */
            pm_force_resource_power_mode_v(SC_R_SC_I2C,
                SC_PM_PW_MODE_ON);
            (void) pm_set_clock_rate(SC_PT, SC_R_SC_I2C,
                SC_PM_CLK_PER, &rate);
            pm_force_clock_enable(SC_R_SC_I2C, SC_PM_CLK_PER,
                SC_TRUE);
            /* Initialize the pads used to communicate with the PMIC */
            pad_force_mux(SC_P_PMIC_I2C_SDA, 0,
                SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
            (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_I2C_SDA,
                SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
            pad_force_mux(SC_P_PMIC_I2C_SCL, 0,
                SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
            (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_I2C_SCL,
                SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
            /* Initialize the PMIC interrupt pad */
            pad_force_mux(SC_P_PMIC_INT_B, 0,
                SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
            (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_INT_B,
                SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
            /* Initialize the I2C used to communicate with the PMIC */
            LPI2C_MasterGetDefaultConfig(&lpi2c_masterConfig);
            /* MEK board spec is for 1M baud for PMIC I2C bus */
            lpi2c_masterConfig.baudRate_Hz = 1000000U;
            lpi2c_masterConfig.sdaGlitchFilterWidth_ns = 100U;
            lpi2c_masterConfig.sclGlitchFilterWidth_ns = 100U;
            LPI2C_MasterInit(LPI2C_PMIC, &lpi2c_masterConfig, SC_24MHZ);
            /* Delay to allow I2C to settle */
            SystemTimeDelay(2U);
            pmic_ver = GET_PMIC_VERSION(PMIC_0_ADDR);
            temp_alarm0 = SET_PMIC_TEMP_ALARM(PMIC_0_ADDR, PMIC_TEMP_MAX);
            temp_alarm1 = SET_PMIC_TEMP_ALARM(PMIC_1_ADDR, PMIC_TEMP_MAX);
            err |= pmic_ignore_current_limit(PMIC_0_ADDR);
            err |= pmic_ignore_current_limit(PMIC_1_ADDR);
            /* Adjust startup timing */
            err |= pmic_update_timing(PMIC_0_ADDR);
            err |= pmic_update_timing(PMIC_1_ADDR);
            err |= pmic_match_otp(PMIC_0_ADDR, pmic_ver);
            err |= pmic_match_otp(PMIC_1_ADDR, pmic_ver);
            /* Enable WDI detection in Standby */
            err |= pf8100_pmic_wdog_enable(PMIC_0_ADDR, SC_FALSE, SC_FALSE, SC_TRUE);
            err |= pf8100_pmic_wdog_enable(PMIC_1_ADDR, SC_FALSE, SC_FALSE, SC_TRUE);
            if (err != SC_ERR_NONE)
            {
                /* Loop so WDOG will expire */
                HALT;
            }
            BRD_ERR(PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW1, SW_RUN_PWM
                | SW_STBY_PWM));
            BRD_ERR(PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW2, SW_RUN_PWM
                | SW_STBY_PWM));
            BRD_ERR(PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW7, SW_RUN_PWM
                | SW_STBY_PWM));
            /* Configure STBY voltage for SW1 (VDD_MAIN) */
            if (board_parameter(BOARD_PARM_KS1_RETENTION)
                == BOARD_PARM_KS1_RETENTION_ENABLE)
            {

```

```

        BRD_ERR(PMIC_SET_VOLTAGE(PMIC_0_ADDR, PF8100_SW1, 800,
                                REG_STBY_MODE));
    }
    /* Enable PMIC IRQ at NVIC level */
    NVIC_EnableIRQ(PMIC_INT_IRQn);
    board_print(3, "Finished PMIC init\n\n");
}
#endif
}
/*-----*/
/* Bypass current limit for PF8100 */
/*-----*/
static sc_err_t pmic_ignore_current_limit(uint8_t address)
{
    sc_err_t err = SC_ERR_NONE;
    uint8_t idx;
    uint8_t val = 0U;
    static const pf8100_vregs_t switchers[11] =
    {
        PF8100_SW1,
        PF8100_SW2,
        PF8100_SW3,
        PF8100_SW4,
        PF8100_SW5,
        PF8100_SW6,
        PF8100_SW7,
        PF8100_LDO1,
        PF8100_LDO2,
        PF8100_LDO3,
        PF8100_LDO4
    };
    for (idx = 0U; idx < 11U; idx++)
    {
        /* Read the config register first */
        err = PMIC_REGISTER_ACCESS(address, switchers[idx], SC_FALSE,
                                &val);
        if (err == SC_ERR_NONE)
        {
            val |= 0x20U; /* set xx_ILIM_BYPASS */
            /*
             * Enable the UV_BYPASS and OV_BYPASS for all LDOs.
             * The SDHC LDO2 constantly switches between 3.3V and 1.8V and
             * the counters are incorrectly triggered.
             * Also any other LDOs (like LDO1 on the board) that is
             * enabled/disabled during suspend/resume can trigger the counters.
             */
            if ((switchers[idx] == PF8100_LDO1) ||
                (switchers[idx] == PF8100_LDO2) ||
                (switchers[idx] == PF8100_LDO3) ||
                (switchers[idx] == PF8100_LDO4))
            {
                val |= 0xC0U;
            }
            err = PMIC_REGISTER_ACCESS(address, switchers[idx], SC_TRUE,
                                &val);
        }
        if (err != SC_ERR_NONE)
        {
            break;
        }
    }
    return err;
}
/*-----*/
/* Update power timing for PF8100 */
/*-----*/
static sc_err_t pmic_update_timing(uint8_t address)
{
    sc_err_t err = SC_ERR_NONE;
    uint8_t val = 0xED;
    /*
     * Add 60ms stable time for power down for:
     * PMIC 1 : LDO2, SW6, SW7
     * PMIC 2 : LDO2, SW5, SW6, SW7
     * on i.mx8QM-mek
     * board, otherwise system may reboot fail by mmc not power off
     * clean
     */
    if (address == PMIC_0_ADDR)
    {
        err |= PMIC_REGISTER_ACCESS(address, 0x8D, SC_TRUE, &val);
    }
}

```

```

    err |= PMIC_REGISTER_ACCESS(address, 0x77, SC_TRUE, &val);
    err |= PMIC_REGISTER_ACCESS(address, 0x7F, SC_TRUE, &val);
    val = 0x29;
    err |= PMIC_REGISTER_ACCESS(address, 0x3C, SC_TRUE, &val);
}
else if (address == PMIC_1_ADDR)
{
    err |= PMIC_REGISTER_ACCESS(address, 0x8D, SC_TRUE, &val);
    err |= PMIC_REGISTER_ACCESS(address, 0x6F, SC_TRUE, &val);
    err |= PMIC_REGISTER_ACCESS(address, 0x77, SC_TRUE, &val);
    err |= PMIC_REGISTER_ACCESS(address, 0x7F, SC_TRUE, &val);
    val = 0x29;
    err |= PMIC_REGISTER_ACCESS(address, 0x3C, SC_TRUE, &val);
}
else
{
    err = SC_ERR_PARM;
}
return err;
}
/*-----*/
/* Check correct version of OTP for PF8100 */
/*-----*/
static sc_err_t pmic_match_otp(uint8_t address, pmic_version_t ver)
{
    uint8_t reg_value = 0U;
    uint16_t prog_id, match;
    sc_err_t err = SC_ERR_NONE;
    if (address == PMIC_0_ADDR)
    {
        match = EP_PROG_ID;
    }
    else
    {
        match = EQ_PROG_ID;
    }
    /* Read Prog ID */
    err |= PMIC_REGISTER_ACCESS(address, 0x2, SC_FALSE, &reg_value);
    prog_id = (((uint16_t)reg_value < 4U) & 0x0F00U);
    err |= PMIC_REGISTER_ACCESS(address, 0x3, SC_FALSE, &reg_value);
    prog_id |= reg_value;
    /* test against calibration fusing */
    if (OTP_PROG_FUSE_VERSION_1_7V_CAL != 0U)
    {
        if (ver.si_rev >= PF8100_C1_SI_REV)
        {
            /* if C1 PMIC test for correct OTP */
            if(prog_id != match){/* allow only 1.7v OTP */
                error_print("PMIC INVALID!\n");
            }
        }
        else
        {
            error_print("PMIC INVALID!\n");
        }
    }
    else
    {
        if (ver.si_rev >= PF8100_C1_SI_REV)
        {
            if(prog_id == match){/* prohibit only 1.7V OTP */
                error_print("PMIC INVALID!\n");
            }
        }
    }
    return err;
}
/*-----*/
/* Get the pmic ids and switchers connected to SS. */
/*-----*/
static void board_get_pmic_info(sc_sub_t ss, pmic_id_t *pmic_id,
    uint32_t *pmic_reg, uint8_t *num_regs)
{
    /* Map SS/PD to PMIC switch */
    switch (ss)
    {
        case SC_SUBSYS_A53 :
            pmic_init();
            /* PF8100_dual Card */
            pmic_id[0] = PMIC_0_ADDR;
            pmic_reg[0] = PF8100_SW5;
    }
}

```



```

        *num_regs = 1U;
    }
    break;
case SC_SUBSYS_A72 :
    pmic_init();
    /* PF8100_dual Card */
    pmic_id[0] = PMIC_0_ADDR;
    pmic_reg[0] = PF8100_SW3;
    pmic_id[1] = PMIC_0_ADDR;
    pmic_reg[1] = PF8100_SW4;
    *num_regs = 2U;
}
break;
case SC_SUBSYS_GPU_0 :
    pmic_init();
    /* PF8100_dual Card */
    pmic_id[0] = PMIC_1_ADDR;
    pmic_reg[0] = PF8100_SW1;
    pmic_id[1] = PMIC_1_ADDR;
    pmic_reg[1] = PF8100_SW2;
    *num_regs = 2U;
}
break;
case SC_SUBSYS_GPU_1 :
    pmic_init();
    /* PF8100_dual Card */
    pmic_id[0] = PMIC_1_ADDR;
    pmic_reg[0] = PF8100_SW3;
    pmic_id[1] = PMIC_1_ADDR;
    pmic_reg[1] = PF8100_SW4;
    *num_regs = 2U;
}
break;
default :
    ; /* Intentional empty default */
    break;
}
}
/*-----*/
/* Board tick */
/*-----*/
void board_tick(uint16_t msec)
{
}
/*-----*/
/* Board IOCTL function */
/*-----*/
sc_err_t board_ioctl(sc_rm_pt_t caller_pt, sc_rsrc_t mu, uint32_t *parm1,
                    uint32_t *parm2, uint32_t *parm3)
{
    sc_err_t err = SC_ERR_NONE;
    /* For test_misc */
    if (*parm1 == 0xFFFFFFFFU)
    {
        *parm1 = *parm2 + *parm3;
        *parm2 = mu;
        *parm3 = caller_pt;
    }
    else
    {
        err = SC_ERR_PARM;
    }
    return err;
}

/**@*/

```



# Index

- `_lpi2c_master_transfer_flags`  
LPI2C Master Driver, [135](#)
  - `_lpi2c_slave_flags`  
LPI2C Slave Driver, [153](#)
  - `_lpuart_flags`  
LPUART Driver, [175](#)
  - `_lpuart_interrupt_enable`  
LPUART Driver, [174](#)
  - `_wdog32_interrupt_enable_t`  
WDOG32: 32-bit Watchdog Timer, [274](#)
  - `_wdog32_status_flags_t`  
WDOG32: 32-bit Watchdog Timer, [274](#)
- `AT_QUICKACCESS_SECTION_CODE`  
WDOG32: 32-bit Watchdog Timer, [275](#), [278](#)
- `BASE_INFO`
  - INF: Subsystem Interface, [545](#)
- `BOARD_BFAULT_BAD_CONTAINER`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_BRD_FAIL`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_COMMON`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_CPU`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_DDR_INIT_FAIL`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_DDR_RET`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_EXIT`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_REBOOT`  
BRD: Board Interface, [496](#)
- `BOARD_BFAULT_TEST_FAIL`  
BRD: Board Interface, [496](#)
- `board_common_tick`  
BRD: Board Interface, [516](#)
- `board_config_debug_uart`  
BRD: Board Interface, [498](#)
- `board_config_sc`  
BRD: Board Interface, [499](#)
- `board_cpu_reset`  
BRD: Board Interface, [508](#)
- `BOARD_DDR0_VREF`  
BRD: Board Interface, [497](#)
- `BOARD_DDR1_VREF`  
BRD: Board Interface, [497](#)
- `board_ddr_action_t`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_COLD_INIT`  
BRD: Board Interface, [497](#)
- `board_ddr_config`  
BRD: Board Interface, [501](#)
- `BOARD_DDR_DERATE_PERIODIC`  
BRD: Board Interface, [497](#)
- `board_ddr_derate_periodic_enable`  
BRD: Board Interface, [515](#)
- `BOARD_DDR_PERIODIC`  
BRD: Board Interface, [497](#)
- `board_ddr_periodic_enable`  
BRD: Board Interface, [515](#)
- `BOARD_DDR_PERIODIC_HALT`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_PERIODIC_RESTART`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_SR_DRC_OFF_ENTER`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_SR_DRC_OFF_EXIT`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_SR_DRC_ON_ENTER`  
BRD: Board Interface, [497](#)
- `BOARD_DDR_SR_DRC_ON_EXIT`  
BRD: Board Interface, [497](#)
- `board_disable_debug_uart`  
BRD: Board Interface, [499](#)
- `board_early_cpu`  
BRD: Board Interface, [502](#)
- `board_fault`  
BRD: Board Interface, [510](#)
- `board_get_button_status`  
BRD: Board Interface, [511](#)
- `board_get_control`  
BRD: Board Interface, [512](#)
- `board_get_debug_uart`  
BRD: Board Interface, [498](#)
- `board_init`  
BRD: Board Interface, [497](#)
- `board_init_ddr`  
BRD: Board Interface, [501](#)
- `board_ioctl`

- BRD: Board Interface, [513](#)
- board\_lpm
  - BRD: Board Interface, [505](#)
- board\_panic
  - BRD: Board Interface, [510](#)
- board\_parameter
  - BRD: Board Interface, [499](#)
- BOARD\_PARAM\_DC0\_PLL0\_SSC
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_DC0\_PLL1\_SSC
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_DC1\_PLL0\_SSC
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_DC1\_PLL1\_SSC
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_ISI\_PIX\_FREQ
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_KS1\_ONOFF\_WAKE
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_KS1\_RESUME\_USEC
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_KS1\_RETENTION
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_KS1\_WDOG\_WAKE
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_PCIE\_DPLL\_SS
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_PCIE\_PLL
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_REBOOT\_TIME
  - BRD: Board Interface, [496](#)
- board\_parm\_t
  - BRD: Board Interface, [496](#)
- BOARD\_PARAM\_VDD\_MEMC
  - BRD: Board Interface, [496](#)
- board\_power
  - BRD: Board Interface, [507](#)
- board\_reboot\_part
  - BRD: Board Interface, [508](#)
- board\_reboot\_part\_cont
  - BRD: Board Interface, [509](#)
- board\_reboot\_timeout
  - BRD: Board Interface, [510](#)
- BOARD\_REBOOT\_TO\_FAULT
  - BRD: Board Interface, [497](#)
- BOARD\_REBOOT\_TO\_FORCE
  - BRD: Board Interface, [497](#)
- BOARD\_REBOOT\_TO\_NONE
  - BRD: Board Interface, [497](#)
- board\_reboot\_to\_t
  - BRD: Board Interface, [497](#)
- board\_reset
  - BRD: Board Interface, [507](#)
- board\_rsrc\_avail
  - BRD: Board Interface, [500](#)
- board\_rsrc\_reset
  - BRD: Board Interface, [506](#)
- board\_security\_violation
  - BRD: Board Interface, [511](#)
- board\_set\_control
  - BRD: Board Interface, [511](#)
- board\_set\_power\_mode
  - BRD: Board Interface, [504](#)
- board\_set\_voltage
  - BRD: Board Interface, [504](#)
- board\_system\_config
  - BRD: Board Interface, [502](#)
- board\_tick
  - BRD: Board Interface, [513](#)
- board\_trans\_resource\_power
  - BRD: Board Interface, [505](#)
- BRD: Board Interface, [490](#)
  - BOARD\_BFAULT\_BAD\_CONTAINER, [496](#)
  - BOARD\_BFAULT\_BRD\_FAIL, [496](#)
  - BOARD\_BFAULT\_COMMON, [496](#)
  - BOARD\_BFAULT\_CPU, [496](#)
  - BOARD\_BFAULT\_DDR\_INIT\_FAIL, [496](#)
  - BOARD\_BFAULT\_DDR\_RET, [496](#)
  - BOARD\_BFAULT\_EXIT, [496](#)
  - BOARD\_BFAULT\_REBOOT, [496](#)
  - BOARD\_BFAULT\_TEST\_FAIL, [496](#)
- board\_common\_tick, [516](#)
- board\_config\_debug\_uart, [498](#)
- board\_config\_sc, [499](#)
- board\_cpu\_reset, [508](#)
- BOARD\_DDR0\_VREF, [497](#)
- BOARD\_DDR1\_VREF, [497](#)
- board\_ddr\_action\_t, [497](#)
- BOARD\_DDR\_COLD\_INIT, [497](#)
- board\_ddr\_config, [501](#)
- BOARD\_DDR\_DERATE\_PERIODIC, [497](#)
- board\_ddr\_derate\_periodic\_enable, [515](#)
- BOARD\_DDR\_PERIODIC, [497](#)
- board\_ddr\_periodic\_enable, [515](#)
- BOARD\_DDR\_PERIODIC\_HALT, [497](#)
- BOARD\_DDR\_PERIODIC\_RESTART, [497](#)
- BOARD\_DDR\_SR\_DRC\_OFF\_ENTER, [497](#)
- BOARD\_DDR\_SR\_DRC\_OFF\_EXIT, [497](#)
- BOARD\_DDR\_SR\_DRC\_ON\_ENTER, [497](#)
- BOARD\_DDR\_SR\_DRC\_ON\_EXIT, [497](#)
- board\_disable\_debug\_uart, [499](#)
- board\_early\_cpu, [502](#)
- board\_fault, [510](#)
- board\_get\_button\_status, [511](#)
- board\_get\_control, [512](#)
- board\_get\_debug\_uart, [498](#)
- board\_init, [497](#)
- board\_init\_ddr, [501](#)

- board\_ioctl, [513](#)
- board\_lpm, [505](#)
- board\_panic, [510](#)
- board\_parameter, [499](#)
- BOARD\_PARM\_DC0\_PLL0\_SSC, [496](#)
- BOARD\_PARM\_DC0\_PLL1\_SSC, [496](#)
- BOARD\_PARM\_DC1\_PLL0\_SSC, [496](#)
- BOARD\_PARM\_DC1\_PLL1\_SSC, [496](#)
- BOARD\_PARM\_ISI\_PIX\_FREQ, [496](#)
- BOARD\_PARM\_KS1\_ONOFF\_WAKE, [496](#)
- BOARD\_PARM\_KS1\_RESUME\_USEC, [496](#)
- BOARD\_PARM\_KS1\_RETENTION, [496](#)
- BOARD\_PARM\_KS1\_WDOG\_WAKE, [496](#)
- BOARD\_PARM\_PCIE\_DPLL\_SS, [496](#)
- BOARD\_PARM\_PCIE\_PLL, [496](#)
- BOARD\_PARM\_REBOOT\_TIME, [496](#)
- board\_parm\_t, [496](#)
- BOARD\_PARM\_VDD\_MEMC, [496](#)
- board\_power, [507](#)
- board\_reboot\_part, [508](#)
- board\_reboot\_part\_cont, [509](#)
- board\_reboot\_timeout, [510](#)
- BOARD\_REBOOT\_TO\_FAULT, [497](#)
- BOARD\_REBOOT\_TO\_FORCE, [497](#)
- BOARD\_REBOOT\_TO\_NONE, [497](#)
- board\_reboot\_to\_t, [497](#)
- board\_reset, [507](#)
- board\_rsrc\_avail, [500](#)
- board\_rsrc\_reset, [506](#)
- board\_security\_violation, [511](#)
- board\_set\_control, [511](#)
- board\_set\_power\_mode, [504](#)
- board\_set\_voltage, [504](#)
- board\_system\_config, [502](#)
- board\_tick, [513](#)
- board\_trans\_resource\_power, [505](#)
- BRD\_ERR, [495](#)
- CHECK\_ANY\_BIT\_CLR4, [495](#)
- CHECK\_ANY\_BIT\_SET4, [495](#)
- CHECK\_BITS\_CLR4, [495](#)
- CHECK\_BITS\_SET4, [494](#)
- sc\_bfault\_t, [496](#)
- test\_ap, [514](#)
- test\_drv, [514](#)
- test\_sc, [514](#)
- BRD\_ERR
  - BRD: Board Interface, [495](#)
- busIdleTimeout\_ns
  - lpi2c\_master\_config\_t, [575](#)
- CHECK\_ANY\_BIT\_CLR4
  - BRD: Board Interface, [495](#)
- CHECK\_ANY\_BIT\_SET4
  - BRD: Board Interface, [495](#)
- CHECK\_BITS\_CLR4
  - BRD: Board Interface, [495](#)
- CHECK\_BITS\_SET4
  - BRD: Board Interface, [494](#)
- completionStatus
  - lpi2c\_slave\_transfer\_t, [580](#)
- ddrc\_lpddr4\_derate\_init
  - DRC: DDR Controller Driver, [112](#)
- ddrc\_lpddr4\_derate\_periodic
  - DRC: DDR Controller Driver, [112](#)
- DRC: DDR Controller Driver, [111](#)
  - ddrc\_lpddr4\_derate\_init, [112](#)
  - ddrc\_lpddr4\_derate\_periodic, [112](#)
  - RDBI\_bit\_deskew, [114](#)
  - run\_cbt, [112](#)
- dynamic\_get\_pmic\_temp
  - PMIC: Power Management IC Driver, [199](#)
- dynamic\_get\_pmic\_version
  - PMIC: Power Management IC Driver, [198](#)
- dynamic\_pmic\_get\_mode
  - PMIC: Power Management IC Driver, [197](#)
- dynamic\_pmic\_get\_voltage
  - PMIC: Power Management IC Driver, [196](#)
- dynamic\_pmic\_irq\_service
  - PMIC: Power Management IC Driver, [197](#)
- dynamic\_pmic\_register\_access
  - PMIC: Power Management IC Driver, [198](#)
- dynamic\_pmic\_set\_mode
  - PMIC: Power Management IC Driver, [196](#)
- dynamic\_pmic\_set\_voltage
  - PMIC: Power Management IC Driver, [195](#)
- dynamic\_set\_pmic\_temp\_alarm
  - PMIC: Power Management IC Driver, [199](#)
- enableAck
  - lpi2c\_slave\_config\_t, [578](#)
- FGPIO Driver, [229](#)
  - FGPIO\_ClearPinsOutput, [233](#)
  - FGPIO\_GetInstance, [230](#)
  - FGPIO\_PinInit, [230](#)
  - FGPIO\_PinRead, [233](#)
  - FGPIO\_PinWrite, [231](#)
  - FGPIO\_PortClear, [232](#)
  - FGPIO\_PortSet, [232](#)
  - FGPIO\_PortToggle, [233](#)
  - FGPIO\_ReadPinInput, [234](#)
  - FGPIO\_SetPinsOutput, [232](#)
  - FGPIO\_TogglePinsOutput, [233](#)
  - FGPIO\_WritePinOutput, [231](#)
- FGPIO\_ClearPinsOutput
  - FGPIO Driver, [233](#)
- FGPIO\_GetInstance
  - FGPIO Driver, [230](#)

- FGPIO\_PinInit
  - FGPIO Driver, [230](#)
- FGPIO\_PinRead
  - FGPIO Driver, [233](#)
- FGPIO\_PinWrite
  - FGPIO Driver, [231](#)
- FGPIO\_PortClear
  - FGPIO Driver, [232](#)
- FGPIO\_PortSet
  - FGPIO Driver, [232](#)
- FGPIO\_PortToggle
  - FGPIO Driver, [233](#)
- FGPIO\_ReadPinInput
  - FGPIO Driver, [234](#)
- FGPIO\_SetPinsOutput
  - FGPIO Driver, [232](#)
- FGPIO\_TogglePinsOutput
  - FGPIO Driver, [233](#)
- FGPIO\_WritePinOutput
  - FGPIO Driver, [231](#)
- flags
  - lpi2c\_master\_transfer\_t, [577](#)
- GPIO Driver, [116](#)
  - GPIO\_ClearPinsInterruptFlags, [126](#)
  - GPIO\_ClearPinsOutput, [120](#)
  - GPIO\_DisableInterrupts, [125](#)
  - GPIO\_EnableInterrupts, [123](#)
  - GPIO\_GetPinsInterruptFlags, [125](#)
  - gpio\_interrupt\_mode\_t, [118](#)
  - gpio\_pin\_direction\_t, [117](#)
  - GPIO\_PinInit, [118](#)
  - GPIO\_PinRead, [121](#)
  - GPIO\_PinReadPadStatus, [121](#)
  - GPIO\_PinSetInterruptConfig, [122](#)
  - GPIO\_PinWrite, [118](#)
  - GPIO\_PortClear, [120](#)
  - GPIO\_PortClearInterruptFlags, [126](#)
  - GPIO\_PortDisableInterrupts, [123](#)
  - GPIO\_PortEnableInterrupts, [123](#)
  - GPIO\_PortGetInterruptFlags, [125](#)
  - GPIO\_PortSet, [119](#)
  - GPIO\_PortToggle, [120](#)
  - GPIO\_ReadPadStatus, [122](#)
  - GPIO\_ReadPinInput, [121](#)
  - GPIO\_SetPinInterruptConfig, [122](#)
  - GPIO\_SetPinsOutput, [119](#)
  - GPIO\_WritePinOutput, [119](#)
  - kGPIO\_DigitalInput, [118](#)
  - kGPIO\_DigitalOutput, [118](#)
  - kGPIO\_IntFallingEdge, [118](#)
  - kGPIO\_IntHighLevel, [118](#)
  - kGPIO\_IntLowLevel, [118](#)
  - kGPIO\_IntRisingEdge, [118](#)
  - kGPIO\_IntRisingOrFallingEdge, [118](#)
  - kGPIO\_NoIntmode, [118](#)
  - GPIO: General-Purpose Input/Output Driver, [115](#)
  - GPIO\_ClearPinsInterruptFlags
    - GPIO Driver, [126](#)
  - GPIO\_ClearPinsOutput
    - GPIO Driver, [120](#)
  - GPIO\_DisableInterrupts
    - GPIO Driver, [125](#)
  - GPIO\_EnableInterrupts
    - GPIO Driver, [123](#)
  - GPIO\_GetPinsInterruptFlags
    - GPIO Driver, [125](#)
  - gpio\_interrupt\_mode\_t
    - GPIO Driver, [118](#)
  - gpio\_pin\_config\_t, [573](#)
  - gpio\_pin\_direction\_t
    - GPIO Driver, [117](#)
  - GPIO\_PinInit
    - GPIO Driver, [118](#)
  - GPIO\_PinRead
    - GPIO Driver, [121](#)
  - GPIO\_PinReadPadStatus
    - GPIO Driver, [121](#)
  - GPIO\_PinSetInterruptConfig
    - GPIO Driver, [122](#)
  - GPIO\_PinWrite
    - GPIO Driver, [118](#)
  - GPIO\_PortClear
    - GPIO Driver, [120](#)
  - GPIO\_PortClearInterruptFlags
    - GPIO Driver, [126](#)
  - GPIO\_PortDisableInterrupts
    - GPIO Driver, [123](#)
  - GPIO\_PortEnableInterrupts
    - GPIO Driver, [123](#)
  - GPIO\_PortGetInterruptFlags
    - GPIO Driver, [125](#)
  - GPIO\_PortSet
    - GPIO Driver, [119](#)
  - GPIO\_PortToggle
    - GPIO Driver, [120](#)
  - GPIO\_ReadPadStatus
    - GPIO Driver, [122](#)
  - GPIO\_ReadPinInput
    - GPIO Driver, [121](#)
  - GPIO\_SetPinInterruptConfig
    - GPIO Driver, [122](#)
  - GPIO\_SetPinsOutput
    - GPIO Driver, [119](#)
  - GPIO\_WritePinOutput
    - GPIO Driver, [119](#)
- i2c\_error\_flags

- PMIC: Power Management IC Driver, [195](#)
- i2c\_j1850\_read
  - PMIC: Power Management IC Driver, [203](#)
- i2c\_j1850\_write
  - PMIC: Power Management IC Driver, [202](#)
- i2c\_read
  - PMIC: Power Management IC Driver, [201](#)
- i2c\_read\_sub
  - PMIC: Power Management IC Driver, [201](#)
- i2c\_write
  - PMIC: Power Management IC Driver, [200](#)
- i2c\_write\_sub
  - PMIC: Power Management IC Driver, [200](#)
- INF: Subsystem Interface, [541](#)
  - BASE\_INFO, [545](#)
  - MNFO, [547](#)
  - RNFO, [546](#)
  - RSRC, [545](#)
  - ss\_adb\_enable, [564](#)
  - ss\_adb\_wait, [565](#)
  - ss\_clock\_enable, [552](#)
  - ss\_cpu\_start, [555](#)
  - ss\_do\_mem\_repair, [560](#)
  - ss\_force\_clock\_enable, [553](#)
  - ss\_get\_clock\_parent, [554](#)
  - ss\_get\_clock\_rate, [552](#)
  - ss\_get\_control, [558](#)
  - ss\_get\_resource, [566](#)
  - ss\_init, [549](#)
  - SS\_IO\_AI\_RO, [549](#)
  - SS\_IO\_AI\_RW, [549](#)
  - SS\_IO\_BRD\_CTRL, [549](#)
  - SS\_IO\_CSR, [549](#)
  - SS\_IO\_CSR2, [549](#)
  - SS\_IO\_CSR3, [549](#)
  - SS\_IO\_GPR\_CTRL, [549](#)
  - SS\_IO\_GPR\_STAT, [549](#)
  - SS\_IO\_RST\_CTRL, [549](#)
  - SS\_IO\_SW\_CTRL, [549](#)
  - ss\_io\_type\_t, [548](#)
  - ss\_irq\_enable, [558](#)
  - ss\_irq\_status, [559](#)
  - ss\_irq\_trigger, [559](#)
  - ss\_is\_rsrc\_accessible, [554](#)
  - ss\_iso\_disable, [562](#)
  - ss\_link\_enable, [563](#)
  - ss\_mu\_irq, [555](#)
  - ss\_overlap, [566](#)
  - SS\_POSTAMBLE, [548](#)
  - SS\_PREAMBLE, [548](#)
  - ss\_prepost\_clock\_mode, [565](#)
  - ss\_prepost\_power\_mode, [562](#)
  - ss\_prepost\_t, [548](#)
  - ss\_rdc\_enable, [566](#)
  - ss\_rdc\_is\_did\_vld, [565](#)
  - ss\_rdc\_set\_master, [556](#)
  - ss\_rdc\_set\_memory, [557](#)
  - ss\_rdc\_set\_peripheral, [556](#)
  - ss\_req\_sys\_if\_power\_mode, [551](#)
  - ss\_rsrc\_reset, [550](#)
  - ss\_set\_clock\_parent, [553](#)
  - ss\_set\_clock\_rate, [551](#)
  - ss\_set\_control, [557](#)
  - ss\_set\_cpu\_power\_mode, [550](#)
  - ss\_set\_cpu\_resume, [550](#)
  - ss\_ssi\_bhole\_mode, [563](#)
  - ss\_ssi\_pause\_mode, [564](#)
  - ss\_ssi\_power, [563](#)
  - ss\_ssi\_wait\_idle, [564](#)
  - ss\_temp\_sensor, [567](#)
  - ss\_trans\_power\_mode, [549](#)
  - ss\_updown, [560](#)
  - TNFO, [547](#)
  - XNFO, [547](#)
- ipc.h
  - sc\_ipc\_close, [632](#)
  - sc\_ipc\_open, [631](#)
  - sc\_ipc\_read, [632](#)
  - sc\_ipc\_write, [632](#)
- IRQ: Interrupt Service, [304](#)
  - irq\_enable, [307](#)
  - irq\_status, [308](#)
  - sc\_irq\_enable, [306](#)
  - sc\_irq\_status, [307](#)
- irq\_enable
  - IRQ: Interrupt Service, [307](#)
- irq\_status
  - IRQ: Interrupt Service, [308](#)
- kGPIO\_DigitalInput
  - GPIO Driver, [118](#)
- kGPIO\_DigitalOutput
  - GPIO Driver, [118](#)
- kGPIO\_IntFallingEdge
  - GPIO Driver, [118](#)
- kGPIO\_IntHighLevel
  - GPIO Driver, [118](#)
- kGPIO\_IntLowLevel
  - GPIO Driver, [118](#)
- kGPIO\_IntRisingEdge
  - GPIO Driver, [118](#)
- kGPIO\_IntRisingOrFallingEdge
  - GPIO Driver, [118](#)
- kGPIO\_NoIntmode
  - GPIO Driver, [118](#)
- kLPI2C\_1stWordAndM1EqualsM0AndM1
  - LPI2C Master Driver, [135](#)
- kLPI2C\_1stWordEqualsM0And2ndWordEqualsM1

LPI2C Master Driver, [135](#)  
 kLPI2C\_1stWordEqualsM0OrM1  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_2PinOpenDrain  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_2PinOpenDrainWithSeparateSlave  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_2PinOutputOnly  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_2PinOutputOnlyWithSeparateSlave  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_2PinPushPull  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_2PinPushPullWithSeparateSlave  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_4PinPushPull  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_4PinPushPullWithInvertedOutput  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_AnyWordAndM1EqualsM0AndM1  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_AnyWordEqualsM0AndNextWordEqualsM1  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_AnyWordEqualsM0OrM1  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_HostRequestExternalPin  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_HostRequestInputTrigger  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_HostRequestPinActiveHigh  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_HostRequestPinActiveLow  
     LPI2C Master Driver, [134](#)  
 kLPI2C\_MasterArbitrationLostFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterBusBusyFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterBusyFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterDataMatchFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterEndOfPacketFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterFifoErrFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterNackDetectFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterPinLowTimeoutFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterRxReadyFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterStopDetectFlag  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_MasterTxReadyFlag

LPI2C Master Driver, [133](#)  
 kLPI2C\_MatchAddress0  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_MatchAddress0OrAddress1  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_MatchAddress0ThroughAddress1  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_MatchDisabled  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_Read  
     LPI2C Master Driver, [133](#)  
 kLPI2C\_SlaveAddressMatch0Flag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveAddressMatch1Flag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveAddressMatchEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveAddressValidFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveAllEvents  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveBitErrFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveBusBusyFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveBusyFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveCompletionEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveFifoErrFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveGeneralCallFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveReceiveEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveRepeatedStartDetectFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveRepeatedStartEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveRxReadyFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveStopDetectFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveTransmitAckEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveTransmitAckFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_SlaveTransmitEvent  
     LPI2C Slave Driver, [155](#)  
 kLPI2C\_SlaveTxReadyFlag  
     LPI2C Slave Driver, [154](#)  
 kLPI2C\_TransferDefaultFlag  
     LPI2C Master Driver, [135](#)  
 kLPI2C\_TransferNoStartFlag



- LPI2C Master Driver, [135](#)
- kLPI2C\_TransferNoStopFlag
  - LPI2C Master Driver, [135](#)
- kLPI2C\_TransferRepeatedStartFlag
  - LPI2C Master Driver, [135](#)
- kLPI2C\_Write
  - LPI2C Master Driver, [133](#)
- kLPUART\_EightDataBits
  - LPUART Driver, [172](#)
- kLPUART\_FramingErrorFlag
  - LPUART Driver, [175](#)
- kLPUART\_FramingErrorInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_IdleCharacter1
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter128
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter16
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter2
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter32
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter4
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter64
  - LPUART Driver, [174](#)
- kLPUART\_IdleCharacter8
  - LPUART Driver, [174](#)
- kLPUART\_IdleLineFlag
  - LPUART Driver, [175](#)
- kLPUART\_IdleLineInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_IdleTypeStartBit
  - LPUART Driver, [174](#)
- kLPUART\_IdleTypeStopBit
  - LPUART Driver, [174](#)
- kLPUART\_NoiseErrorFlag
  - LPUART Driver, [175](#)
- kLPUART\_NoiseErrorInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_OneStopBit
  - LPUART Driver, [174](#)
- kLPUART\_ParityDisabled
  - LPUART Driver, [172](#)
- kLPUART\_ParityErrorFlag
  - LPUART Driver, [175](#)
- kLPUART\_ParityErrorInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_ParityEven
  - LPUART Driver, [172](#)
- kLPUART\_ParityOdd
  - LPUART Driver, [172](#)
- kLPUART\_RxActiveEdgeFlag
  - LPUART Driver, [175](#)
- kLPUART\_RxActiveEdgeInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_RxActiveFlag
  - LPUART Driver, [175](#)
- kLPUART\_RxDataRegFullFlag
  - LPUART Driver, [175](#)
- kLPUART\_RxDataRegFullInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_RxOverrunFlag
  - LPUART Driver, [175](#)
- kLPUART\_RxOverrunInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_TransmissionCompleteFlag
  - LPUART Driver, [175](#)
- kLPUART\_TransmissionCompleteInterruptEnable
  - LPUART Driver, [175](#)
- kLPUART\_TwoStopBit
  - LPUART Driver, [174](#)
- kLPUART\_TxDataRegEmptyFlag
  - LPUART Driver, [175](#)
- kLPUART\_TxDataRegEmptyInterruptEnable
  - LPUART Driver, [175](#)
- kRGPIO\_DigitalInput
  - RGPIO: Rapid General-Purpose Input/Output Driver, [221](#)
- kRGPIO\_DigitalOutput
  - RGPIO: Rapid General-Purpose Input/Output Driver, [221](#)
- kStatus\_LPI2C\_ArbitrationLost
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_BitError
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_Busy
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_DmaRequestFail
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_FifoError
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_Idle
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_Nak
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_NoTransferInProgress
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_PinLowTimeout
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPI2C\_Timeout
  - LPI2C: Low Power Inter-Integrated Circuit Driver, [128](#)
- kStatus\_LPUART\_BaudrateNotSupport
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_Error
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_FlagCannotClearManually

- LPUART Driver, [172](#)
- kStatus\_LPUART\_FramingError
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_IdleLineDetected
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_NoiseError
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_ParityError
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_RxBusy
  - LPUART Driver, [171](#)
- kStatus\_LPUART\_RxHardwareOverrun
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_RxIdle
  - LPUART Driver, [171](#)
- kStatus\_LPUART\_RxRingBufferOverrun
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_RxWatermarkTooLarge
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_Timeout
  - LPUART Driver, [172](#)
- kStatus\_LPUART\_TxBusy
  - LPUART Driver, [171](#)
- kStatus\_LPUART\_TxIdle
  - LPUART Driver, [171](#)
- kStatus\_LPUART\_TxWatermarkTooLarge
  - LPUART Driver, [171](#)
- kWDOG32\_ClockPrescalerDivide1
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_ClockPrescalerDivide256
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_ClockSource0
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_ClockSource1
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_ClockSource2
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_ClockSource3
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- kWDOG32\_HighByteTest
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_InterruptEnable
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_InterruptFlag
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_LowByteTest
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_RunningFlag
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_TestModeDisabled
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- kWDOG32\_UserModeEnabled
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- lido\_mode\_t
  - PF8100: PF8100 Power Management IC Driver, [216](#)
- LPI2C FreeRTOS Driver, [166](#)
- LPI2C Master DMA Driver, [165](#)
- LPI2C Master Driver, [129](#)
  - \_lpi2c\_master\_transfer\_flags, [135](#)
  - kLPI2C\_1stWordAndM1EqualsM0AndM1, [135](#)
  - kLPI2C\_1stWordEqualsM0And2ndWordEqualsM1, [135](#)
  - kLPI2C\_1stWordEqualsM0OrM1, [135](#)
  - kLPI2C\_2PinOpenDrain, [134](#)
  - kLPI2C\_2PinOpenDrainWithSeparateSlave, [134](#)
  - kLPI2C\_2PinOutputOnly, [134](#)
  - kLPI2C\_2PinOutputOnlyWithSeparateSlave, [134](#)
  - kLPI2C\_2PinPushPull, [134](#)
  - kLPI2C\_2PinPushPullWithSeparateSlave, [134](#)
  - kLPI2C\_4PinPushPull, [134](#)
  - kLPI2C\_4PinPushPullWithInvertedOutput, [134](#)
  - kLPI2C\_AnyWordAndM1EqualsM0AndM1, [135](#)
  - kLPI2C\_AnyWordEqualsM0AndNextWordEqualsM1, [135](#)
  - kLPI2C\_AnyWordEqualsM0OrM1, [135](#)
  - kLPI2C\_HostRequestExternalPin, [134](#)
  - kLPI2C\_HostRequestInputTrigger, [134](#)
  - kLPI2C\_HostRequestPinActiveHigh, [134](#)
  - kLPI2C\_HostRequestPinActiveLow, [134](#)
  - kLPI2C\_MasterArbitrationLostFlag, [133](#)
  - kLPI2C\_MasterBusBusyFlag, [133](#)
  - kLPI2C\_MasterBusyFlag, [133](#)
  - kLPI2C\_MasterDataMatchFlag, [133](#)
  - kLPI2C\_MasterEndOfPacketFlag, [133](#)
  - kLPI2C\_MasterFifoErrFlag, [133](#)
  - kLPI2C\_MasterNackDetectFlag, [133](#)
  - kLPI2C\_MasterPinLowTimeoutFlag, [133](#)
  - kLPI2C\_MasterRxReadyFlag, [133](#)
  - kLPI2C\_MasterStopDetectFlag, [133](#)
  - kLPI2C\_MasterTxReadyFlag, [133](#)
  - kLPI2C\_MatchDisabled, [135](#)
  - kLPI2C\_Read, [133](#)
  - kLPI2C\_TransferDefaultFlag, [135](#)
  - kLPI2C\_TransferNoStartFlag, [135](#)
  - kLPI2C\_TransferNoStopFlag, [135](#)
  - kLPI2C\_TransferRepeatedStartFlag, [135](#)
  - kLPI2C\_Write, [133](#)
- lpi2c\_data\_match\_config\_mode\_t, [134](#)
- lpi2c\_direction\_t, [133](#)
- lpi2c\_host\_request\_polarity\_t, [134](#)
- lpi2c\_host\_request\_source\_t, [134](#)
- lpi2c\_master\_pin\_config\_t, [133](#)
- lpi2c\_master\_transfer\_callback\_t, [132](#)
- LPI2C\_MasterClearStatusFlags, [138](#)
- LPI2C\_MasterConfigureDataMatch, [137](#)
- LPI2C\_MasterDeinit, [136](#)
- LPI2C\_MasterDisableInterrupts, [139](#)

- LPI2C\_MasterEnable, 137
- LPI2C\_MasterEnableDMA, 140
- LPI2C\_MasterEnableInterrupts, 139
- LPI2C\_MasterGetBusIdleState, 143
- LPI2C\_MasterGetDefaultConfig, 135
- LPI2C\_MasterGetEnabledInterrupts, 140
- LPI2C\_MasterGetFifoCounts, 142
- LPI2C\_MasterGetRxFifoAddress, 141
- LPI2C\_MasterGetStatusFlags, 138
- LPI2C\_MasterGetTxFifoAddress, 140
- LPI2C\_MasterInit, 136
- LPI2C\_MasterReceive, 146
- LPI2C\_MasterRepeatedStart, 144
- LPI2C\_MasterReset, 137
- LPI2C\_MasterSend, 144
- LPI2C\_MasterSetBaudRate, 142
- LPI2C\_MasterSetWatermarks, 141
- LPI2C\_MasterStart, 143
- LPI2C\_MasterStop, 146
- LPI2C\_MasterTransferAbort, 149
- LPI2C\_MasterTransferBlocking, 147
- LPI2C\_MasterTransferCreateHandle, 147
- LPI2C\_MasterTransferGetCount, 149
- LPI2C\_MasterTransferHandleIRQ, 150
- LPI2C\_MasterTransferNonBlocking, 148
- LPI2C Slave Driver, 151
  - \_lpi2c\_slave\_flags, 153
  - kLPI2C\_MatchAddress0, 154
  - kLPI2C\_MatchAddress0OrAddress1, 154
  - kLPI2C\_MatchAddress0ThroughAddress1, 154
  - kLPI2C\_SlaveAddressMatch0Flag, 154
  - kLPI2C\_SlaveAddressMatch1Flag, 154
  - kLPI2C\_SlaveAddressMatchEvent, 155
  - kLPI2C\_SlaveAddressValidFlag, 154
  - kLPI2C\_SlaveAllEvents, 155
  - kLPI2C\_SlaveBitErrFlag, 154
  - kLPI2C\_SlaveBusBusyFlag, 154
  - kLPI2C\_SlaveBusyFlag, 154
  - kLPI2C\_SlaveCompletionEvent, 155
  - kLPI2C\_SlaveFifoErrFlag, 154
  - kLPI2C\_SlaveGeneralCallFlag, 154
  - kLPI2C\_SlaveReceiveEvent, 155
  - kLPI2C\_SlaveRepeatedStartDetectFlag, 154
  - kLPI2C\_SlaveRepeatedStartEvent, 155
  - kLPI2C\_SlaveRxReadyFlag, 154
  - kLPI2C\_SlaveStopDetectFlag, 154
  - kLPI2C\_SlaveTransmitAckEvent, 155
  - kLPI2C\_SlaveTransmitAckFlag, 154
  - kLPI2C\_SlaveTransmitEvent, 155
  - kLPI2C\_SlaveTxReadyFlag, 154
  - lpi2c\_slave\_address\_match\_t, 154
  - lpi2c\_slave\_transfer\_callback\_t, 153
  - lpi2c\_slave\_transfer\_event\_t, 154
  - LPI2C\_SlaveClearStatusFlags, 157
  - LPI2C\_SlaveDeinit, 156
  - LPI2C\_SlaveDisableInterrupts, 158
  - LPI2C\_SlaveEnable, 157
  - LPI2C\_SlaveEnableDMA, 159
  - LPI2C\_SlaveEnableInterrupts, 158
  - LPI2C\_SlaveGetBusIdleState, 160
  - LPI2C\_SlaveGetDefaultConfig, 155
  - LPI2C\_SlaveGetEnabledInterrupts, 159
  - LPI2C\_SlaveGetReceivedAddress, 160
  - LPI2C\_SlaveGetStatusFlags, 157
  - LPI2C\_SlaveInit, 155
  - LPI2C\_SlaveReceive, 161
  - LPI2C\_SlaveReset, 156
  - LPI2C\_SlaveSend, 161
  - LPI2C\_SlaveTransferAbort, 163
  - LPI2C\_SlaveTransferCreateHandle, 162
  - LPI2C\_SlaveTransferGetCount, 163
  - LPI2C\_SlaveTransferHandleIRQ, 164
  - LPI2C\_SlaveTransferNonBlocking, 162
  - LPI2C\_SlaveTransmitAck, 160
- LPI2C: Low Power Inter-Integrated Circuit Driver, 127
  - kStatus\_LPI2C\_ArbitrationLost, 128
  - kStatus\_LPI2C\_BitError, 128
  - kStatus\_LPI2C\_Busy, 128
  - kStatus\_LPI2C\_DmaRequestFail, 128
  - kStatus\_LPI2C\_FifoError, 128
  - kStatus\_LPI2C\_Idle, 128
  - kStatus\_LPI2C\_Nak, 128
  - kStatus\_LPI2C\_NoTransferInProgress, 128
  - kStatus\_LPI2C\_PinLowTimeout, 128
  - kStatus\_LPI2C\_Timeout, 128
- lpi2c\_data\_match\_config\_mode\_t
  - LPI2C Master Driver, 134
- lpi2c\_data\_match\_config\_t, 573
- lpi2c\_direction\_t
  - LPI2C Master Driver, 133
- lpi2c\_host\_request\_polarity\_t
  - LPI2C Master Driver, 134
- lpi2c\_host\_request\_source\_t
  - LPI2C Master Driver, 134
- lpi2c\_master\_config\_t, 574
  - busIdleTimeout\_ns, 575
  - pinLowTimeout\_ns, 575
  - sclGlitchFilterWidth\_ns, 575
  - sdaGlitchFilterWidth\_ns, 575
- lpi2c\_master\_handle\_t, 576
- lpi2c\_master\_pin\_config\_t
  - LPI2C Master Driver, 133
- lpi2c\_master\_transfer\_callback\_t
  - LPI2C Master Driver, 132
- lpi2c\_master\_transfer\_t, 576
  - flags, 577
  - subaddress, 577
  - subaddressSize, 577

- LPI2C\_MasterClearStatusFlags
  - LPI2C Master Driver, [138](#)
- LPI2C\_MasterConfigureDataMatch
  - LPI2C Master Driver, [137](#)
- LPI2C\_MasterDeinit
  - LPI2C Master Driver, [136](#)
- LPI2C\_MasterDisableInterrupts
  - LPI2C Master Driver, [139](#)
- LPI2C\_MasterEnable
  - LPI2C Master Driver, [137](#)
- LPI2C\_MasterEnableDMA
  - LPI2C Master Driver, [140](#)
- LPI2C\_MasterEnableInterrupts
  - LPI2C Master Driver, [139](#)
- LPI2C\_MasterGetBusIdleState
  - LPI2C Master Driver, [143](#)
- LPI2C\_MasterGetDefaultConfig
  - LPI2C Master Driver, [135](#)
- LPI2C\_MasterGetEnabledInterrupts
  - LPI2C Master Driver, [140](#)
- LPI2C\_MasterGetFifoCounts
  - LPI2C Master Driver, [142](#)
- LPI2C\_MasterGetRxFifoAddress
  - LPI2C Master Driver, [141](#)
- LPI2C\_MasterGetStatusFlags
  - LPI2C Master Driver, [138](#)
- LPI2C\_MasterGetTxFifoAddress
  - LPI2C Master Driver, [140](#)
- LPI2C\_MasterInit
  - LPI2C Master Driver, [136](#)
- LPI2C\_MasterReceive
  - LPI2C Master Driver, [146](#)
- LPI2C\_MasterRepeatedStart
  - LPI2C Master Driver, [144](#)
- LPI2C\_MasterReset
  - LPI2C Master Driver, [137](#)
- LPI2C\_MasterSend
  - LPI2C Master Driver, [144](#)
- LPI2C\_MasterSetBaudRate
  - LPI2C Master Driver, [142](#)
- LPI2C\_MasterSetWatermarks
  - LPI2C Master Driver, [141](#)
- LPI2C\_MasterStart
  - LPI2C Master Driver, [143](#)
- LPI2C\_MasterStop
  - LPI2C Master Driver, [146](#)
- LPI2C\_MasterTransferAbort
  - LPI2C Master Driver, [149](#)
- LPI2C\_MasterTransferBlocking
  - LPI2C Master Driver, [147](#)
- LPI2C\_MasterTransferCreateHandle
  - LPI2C Master Driver, [147](#)
- LPI2C\_MasterTransferGetCount
  - LPI2C Master Driver, [149](#)
- LPI2C\_MasterTransferHandleIRQ
  - LPI2C Master Driver, [150](#)
- LPI2C\_MasterTransferNonBlocking
  - LPI2C Master Driver, [148](#)
- lpi2c\_slave\_address\_match\_t
  - LPI2C Slave Driver, [154](#)
- lpi2c\_slave\_config\_t, [577](#)
  - enableAck, [578](#)
- lpi2c\_slave\_handle\_t, [579](#)
- lpi2c\_slave\_transfer\_callback\_t
  - LPI2C Slave Driver, [153](#)
- lpi2c\_slave\_transfer\_event\_t
  - LPI2C Slave Driver, [154](#)
- lpi2c\_slave\_transfer\_t, [579](#)
  - completionStatus, [580](#)
- LPI2C\_SlaveClearStatusFlags
  - LPI2C Slave Driver, [157](#)
- LPI2C\_SlaveDeinit
  - LPI2C Slave Driver, [156](#)
- LPI2C\_SlaveDisableInterrupts
  - LPI2C Slave Driver, [158](#)
- LPI2C\_SlaveEnable
  - LPI2C Slave Driver, [157](#)
- LPI2C\_SlaveEnableDMA
  - LPI2C Slave Driver, [159](#)
- LPI2C\_SlaveEnableInterrupts
  - LPI2C Slave Driver, [158](#)
- LPI2C\_SlaveGetBusIdleState
  - LPI2C Slave Driver, [160](#)
- LPI2C\_SlaveGetDefaultConfig
  - LPI2C Slave Driver, [155](#)
- LPI2C\_SlaveGetEnabledInterrupts
  - LPI2C Slave Driver, [159](#)
- LPI2C\_SlaveGetReceivedAddress
  - LPI2C Slave Driver, [160](#)
- LPI2C\_SlaveGetStatusFlags
  - LPI2C Slave Driver, [157](#)
- LPI2C\_SlaveInit
  - LPI2C Slave Driver, [155](#)
- LPI2C\_SlaveReceive
  - LPI2C Slave Driver, [161](#)
- LPI2C\_SlaveReset
  - LPI2C Slave Driver, [156](#)
- LPI2C\_SlaveSend
  - LPI2C Slave Driver, [161](#)
- LPI2C\_SlaveTransferAbort
  - LPI2C Slave Driver, [163](#)
- LPI2C\_SlaveTransferCreateHandle
  - LPI2C Slave Driver, [162](#)
- LPI2C\_SlaveTransferGetCount
  - LPI2C Slave Driver, [163](#)
- LPI2C\_SlaveTransferHandleIRQ
  - LPI2C Slave Driver, [164](#)
- LPI2C\_SlaveTransferNonBlocking

- LPI2C Slave Driver, [162](#)
- LPI2C\_SlaveTransmitAck
  - LPI2C Slave Driver, [160](#)
- LPUART DMA Driver, [190](#)
- LPUART Driver, [168](#)
  - \_lpuart\_flags, [175](#)
  - \_lpuart\_interrupt\_enable, [174](#)
  - kLPUART\_EightDataBits, [172](#)
  - kLPUART\_FramingErrorFlag, [175](#)
  - kLPUART\_FramingErrorInterruptEnable, [175](#)
  - kLPUART\_IdleCharacter1, [174](#)
  - kLPUART\_IdleCharacter128, [174](#)
  - kLPUART\_IdleCharacter16, [174](#)
  - kLPUART\_IdleCharacter2, [174](#)
  - kLPUART\_IdleCharacter32, [174](#)
  - kLPUART\_IdleCharacter4, [174](#)
  - kLPUART\_IdleCharacter64, [174](#)
  - kLPUART\_IdleCharacter8, [174](#)
  - kLPUART\_IdleLineFlag, [175](#)
  - kLPUART\_IdleLineInterruptEnable, [175](#)
  - kLPUART\_IdleTypeStartBit, [174](#)
  - kLPUART\_IdleTypeStopBit, [174](#)
  - kLPUART\_NoiseErrorFlag, [175](#)
  - kLPUART\_NoiseErrorInterruptEnable, [175](#)
  - kLPUART\_OneStopBit, [174](#)
  - kLPUART\_ParityDisabled, [172](#)
  - kLPUART\_ParityErrorFlag, [175](#)
  - kLPUART\_ParityErrorInterruptEnable, [175](#)
  - kLPUART\_ParityEven, [172](#)
  - kLPUART\_ParityOdd, [172](#)
  - kLPUART\_RxActiveEdgeFlag, [175](#)
  - kLPUART\_RxActiveEdgeInterruptEnable, [175](#)
  - kLPUART\_RxActiveFlag, [175](#)
  - kLPUART\_RxDataRegFullFlag, [175](#)
  - kLPUART\_RxDataRegFullInterruptEnable, [175](#)
  - kLPUART\_RxOverrunFlag, [175](#)
  - kLPUART\_RxOverrunInterruptEnable, [175](#)
  - kLPUART\_TransmissionCompleteFlag, [175](#)
  - kLPUART\_TransmissionCompleteInterruptEnable, [175](#)
  - kLPUART\_TwoStopBit, [174](#)
  - kLPUART\_TxDataRegEmptyFlag, [175](#)
  - kLPUART\_TxDataRegEmptyInterruptEnable, [175](#)
  - kStatus\_LPUART\_BaudrateNotSupport, [172](#)
  - kStatus\_LPUART\_Error, [172](#)
  - kStatus\_LPUART\_FlagCannotClearManually, [172](#)
  - kStatus\_LPUART\_FramingError, [172](#)
  - kStatus\_LPUART\_IdleLineDetected, [172](#)
  - kStatus\_LPUART\_NoiseError, [172](#)
  - kStatus\_LPUART\_ParityError, [172](#)
  - kStatus\_LPUART\_RxBusy, [171](#)
  - kStatus\_LPUART\_RxHardwareOverrun, [172](#)
  - kStatus\_LPUART\_RxIdle, [171](#)
  - kStatus\_LPUART\_RxRingBufferOverrun, [172](#)
  - kStatus\_LPUART\_RxWatermarkTooLarge, [172](#)
  - kStatus\_LPUART\_Timeout, [172](#)
  - kStatus\_LPUART\_TxBusy, [171](#)
  - kStatus\_LPUART\_TxIdle, [171](#)
  - kStatus\_LPUART\_TxWatermarkTooLarge, [171](#)
  - LPUART\_ClearStatusFlags, [178](#)
  - lpuart\_data\_bits\_t, [172](#)
  - LPUART\_Deinit, [176](#)
  - LPUART\_DisableInterrupts, [179](#)
  - LPUART\_EnableInterrupts, [179](#)
  - LPUART\_EnableRx, [181](#)
  - LPUART\_EnableTx, [180](#)
  - LPUART\_GetDefaultConfig, [176](#)
  - LPUART\_GetEnabledInterrupts, [179](#)
  - LPUART\_GetInstance, [180](#)
  - LPUART\_GetStatusFlags, [177](#)
  - lpuart\_idle\_config\_t, [174](#)
  - lpuart\_idle\_type\_select\_t, [174](#)
  - LPUART\_Init, [175](#)
  - lpuart\_parity\_mode\_t, [172](#)
  - LPUART\_ReadBlocking, [182](#)
  - LPUART\_ReadByte, [181](#)
  - LPUART\_SetBaudRate, [177](#)
  - lpuart\_stop\_bit\_count\_t, [172](#)
  - LPUART\_TransferAbortReceive, [187](#)
  - LPUART\_TransferAbortSend, [185](#)
  - LPUART\_TransferCreateHandle, [183](#)
  - LPUART\_TransferGetReceiveCount, [188](#)
  - LPUART\_TransferGetRxRingBufferLength, [185](#)
  - LPUART\_TransferGetSendCount, [186](#)
  - LPUART\_TransferHandleErrorIRQ, [188](#)
  - LPUART\_TransferHandleIRQ, [188](#)
  - LPUART\_TransferReceiveNonBlocking, [186](#)
  - LPUART\_TransferSendNonBlocking, [183](#)
  - LPUART\_TransferStartRingBuffer, [184](#)
  - LPUART\_TransferStopRingBuffer, [185](#)
  - LPUART\_WriteBlocking, [182](#)
  - LPUART\_WriteByte, [181](#)
  - LPUART eDMA Driver, [191](#)
  - LPUART FreeRTOS Driver, [192](#)
  - LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver, [167](#)
  - LPUART\_ClearStatusFlags
    - LPUART Driver, [178](#)
  - lpuart\_config\_t, [580](#)
  - lpuart\_data\_bits\_t
    - LPUART Driver, [172](#)
  - LPUART\_Deinit
    - LPUART Driver, [176](#)
  - LPUART\_DisableInterrupts
    - LPUART Driver, [179](#)
  - LPUART\_EnableInterrupts
    - LPUART Driver, [179](#)
  - LPUART\_EnableRx

- LPUART Driver, [181](#)
- LPUART\_EnableTx
  - LPUART Driver, [180](#)
- LPUART\_GetDefaultConfig
  - LPUART Driver, [176](#)
- LPUART\_GetEnabledInterrupts
  - LPUART Driver, [179](#)
- LPUART\_GetInstance
  - LPUART Driver, [180](#)
- LPUART\_GetStatusFlags
  - LPUART Driver, [177](#)
- lpuart\_handle\_t, [581](#)
- lpuart\_idle\_config\_t
  - LPUART Driver, [174](#)
- lpuart\_idle\_type\_select\_t
  - LPUART Driver, [174](#)
- LPUART\_Init
  - LPUART Driver, [175](#)
- lpuart\_parity\_mode\_t
  - LPUART Driver, [172](#)
- LPUART\_ReadBlocking
  - LPUART Driver, [182](#)
- LPUART\_ReadByte
  - LPUART Driver, [181](#)
- LPUART\_SetBaudRate
  - LPUART Driver, [177](#)
- lpuart\_stop\_bit\_count\_t
  - LPUART Driver, [172](#)
- lpuart\_transfer\_t, [581](#)
- LPUART\_TransferAbortReceive
  - LPUART Driver, [187](#)
- LPUART\_TransferAbortSend
  - LPUART Driver, [185](#)
- LPUART\_TransferCreateHandle
  - LPUART Driver, [183](#)
- LPUART\_TransferGetReceiveCount
  - LPUART Driver, [188](#)
- LPUART\_TransferGetRxRingBufferLength
  - LPUART Driver, [185](#)
- LPUART\_TransferGetSendCount
  - LPUART Driver, [186](#)
- LPUART\_TransferHandleErrorIRQ
  - LPUART Driver, [188](#)
- LPUART\_TransferHandleIRQ
  - LPUART Driver, [188](#)
- LPUART\_TransferReceiveNonBlocking
  - LPUART Driver, [186](#)
- LPUART\_TransferSendNonBlocking
  - LPUART Driver, [183](#)
- LPUART\_TransferStartRingBuffer
  - LPUART Driver, [184](#)
- LPUART\_TransferStopRingBuffer
  - LPUART Driver, [185](#)
- LPUART\_WriteBlocking

- LPUART Driver, [182](#)
- LPUART\_WriteByte
  - LPUART Driver, [181](#)
- MISC: Miscellaneous Service, [281](#)
  - misc\_api\_ver, [303](#)
  - misc\_board\_ioctl, [303](#)
  - misc\_boot\_done, [298](#)
  - misc\_boot\_done\_wait, [298](#)
  - misc\_boot\_status, [297](#)
  - misc\_build\_info, [301](#)
  - misc\_debug\_out, [299](#)
  - misc\_get\_boot\_container, [302](#)
  - misc\_get\_boot\_dev, [301](#)
  - misc\_get\_boot\_type, [302](#)
  - misc\_get\_button\_status, [302](#)
  - misc\_get\_control, [296](#)
  - misc\_get\_temp, [300](#)
  - misc\_has\_temp, [300](#)
  - misc\_init, [296](#)
  - misc\_otp\_fuse\_read, [299](#)
  - misc\_otp\_fuse\_write, [299](#)
  - misc\_rompatch\_checksum, [302](#)
  - misc\_set\_ari, [296](#)
  - misc\_set\_control, [296](#)
  - misc\_set\_dma\_group, [297](#)
  - misc\_set\_max\_dma\_group, [297](#)
  - misc\_set\_temp, [300](#)
  - misc\_unique\_id, [301](#)
  - misc\_waveform\_capture, [298](#)
  - sc\_misc\_api\_ver, [288](#)
  - sc\_misc\_board\_ioctl, [295](#)
  - sc\_misc\_boot\_done, [290](#)
  - sc\_misc\_boot\_status, [290](#)
  - sc\_misc\_build\_info, [288](#)
  - sc\_misc\_debug\_out, [287](#)
  - sc\_misc\_get\_boot\_container, [294](#)
  - sc\_misc\_get\_boot\_dev, [293](#)
  - sc\_misc\_get\_boot\_type, [293](#)
  - sc\_misc\_get\_button\_status, [294](#)
  - sc\_misc\_get\_control, [285](#)
  - sc\_misc\_get\_temp, [292](#)
  - sc\_misc\_otp\_fuse\_read, [290](#)
  - sc\_misc\_otp\_fuse\_write, [291](#)
  - sc\_misc\_rompatch\_checksum, [295](#)
  - sc\_misc\_set\_ari, [289](#)
  - sc\_misc\_set\_control, [284](#)
  - sc\_misc\_set\_dma\_group, [286](#)
  - sc\_misc\_set\_max\_dma\_group, [286](#)
  - sc\_misc\_set\_temp, [292](#)
  - sc\_misc\_unique\_id, [289](#)
  - sc\_misc\_waveform\_capture, [287](#)
- misc\_api\_ver
- MISC: Miscellaneous Service, [303](#)



- misc\_board\_ioctl
  - MISC: Miscellaneous Service, [303](#)
- misc\_boot\_done
  - MISC: Miscellaneous Service, [298](#)
- misc\_boot\_done\_wait
  - MISC: Miscellaneous Service, [298](#)
- misc\_boot\_status
  - MISC: Miscellaneous Service, [297](#)
- misc\_build\_info
  - MISC: Miscellaneous Service, [301](#)
- misc\_debug\_out
  - MISC: Miscellaneous Service, [299](#)
- misc\_get\_boot\_container
  - MISC: Miscellaneous Service, [302](#)
- misc\_get\_boot\_dev
  - MISC: Miscellaneous Service, [301](#)
- misc\_get\_boot\_type
  - MISC: Miscellaneous Service, [302](#)
- misc\_get\_button\_status
  - MISC: Miscellaneous Service, [302](#)
- misc\_get\_control
  - MISC: Miscellaneous Service, [296](#)
- misc\_get\_temp
  - MISC: Miscellaneous Service, [300](#)
- misc\_has\_temp
  - MISC: Miscellaneous Service, [300](#)
- misc\_init
  - MISC: Miscellaneous Service, [296](#)
- misc\_otp\_fuse\_read
  - MISC: Miscellaneous Service, [299](#)
- misc\_otp\_fuse\_write
  - MISC: Miscellaneous Service, [299](#)
- misc\_rompatch\_checksum
  - MISC: Miscellaneous Service, [302](#)
- misc\_set\_ari
  - MISC: Miscellaneous Service, [296](#)
- misc\_set\_control
  - MISC: Miscellaneous Service, [296](#)
- misc\_set\_dma\_group
  - MISC: Miscellaneous Service, [297](#)
- misc\_set\_max\_dma\_group
  - MISC: Miscellaneous Service, [297](#)
- misc\_set\_temp
  - MISC: Miscellaneous Service, [300](#)
- misc\_unique\_id
  - MISC: Miscellaneous Service, [301](#)
- misc\_waveform\_capture
  - MISC: Miscellaneous Service, [298](#)
- MNFO
  - INF: Subsystem Interface, [547](#)
- mu\_irq
  - ss\_base\_info\_t, [592](#)
- PAD: Pad Service, [309](#)
- pad\_config, [333](#)
- pad\_get, [329](#)
- pad\_get\_all, [330](#)
- pad\_get\_gp, [330](#)
- pad\_get\_gp\_28fdsoi, [331](#)
- pad\_get\_gp\_28fdsoi\_comp, [332](#)
- pad\_get\_gp\_28fdsoi\_hsic, [332](#)
- pad\_get\_mux, [329](#)
- pad\_get\_wakeup, [330](#)
- pad\_init, [327](#)
- pad\_map\_irq, [333](#)
- pad\_set, [328](#)
- pad\_set\_all, [329](#)
- pad\_set\_gp, [328](#)
- pad\_set\_gp\_28fdsoi, [331](#)
- pad\_set\_gp\_28fdsoi\_comp, [332](#)
- pad\_set\_gp\_28fdsoi\_hsic, [331](#)
- pad\_set\_mux, [328](#)
- pad\_set\_wakeup, [328](#)
- sc\_pad\_28fdsoi\_dse\_t, [315](#)
- sc\_pad\_28fdsoi\_ps\_t, [315](#)
- sc\_pad\_28fdsoi\_pus\_t, [315](#)
- sc\_pad\_config, [322](#)
- sc\_pad\_config\_t, [315](#)
- sc\_pad\_get, [322](#)
- sc\_pad\_get\_all, [320](#)
- sc\_pad\_get\_gp, [318](#)
- sc\_pad\_get\_gp\_28fdsoi, [323](#)
- sc\_pad\_get\_gp\_28fdsoi\_comp, [326](#)
- sc\_pad\_get\_gp\_28fdsoi\_hsic, [325](#)
- sc\_pad\_get\_mux, [316](#)
- sc\_pad\_get\_wakeup, [319](#)
- sc\_pad\_iso\_t, [315](#)
- sc\_pad\_set, [321](#)
- sc\_pad\_set\_all, [319](#)
- sc\_pad\_set\_gp, [317](#)
- sc\_pad\_set\_gp\_28fdsoi, [323](#)
- sc\_pad\_set\_gp\_28fdsoi\_comp, [325](#)
- sc\_pad\_set\_gp\_28fdsoi\_hsic, [324](#)
- sc\_pad\_set\_mux, [316](#)
- sc\_pad\_set\_wakeup, [318](#)
- pad\_config
  - PAD: Pad Service, [333](#)
- pad\_get
  - PAD: Pad Service, [329](#)
- pad\_get\_all
  - PAD: Pad Service, [330](#)
- pad\_get\_gp
  - PAD: Pad Service, [330](#)
- pad\_get\_gp\_28fdsoi
  - PAD: Pad Service, [331](#)
- pad\_get\_gp\_28fdsoi\_comp
  - PAD: Pad Service, [332](#)
- pad\_get\_gp\_28fdsoi\_hsic

- PAD: Pad Service, [332](#)
- pad\_get\_mux
  - PAD: Pad Service, [329](#)
- pad\_get\_wakeup
  - PAD: Pad Service, [330](#)
- pad\_init
  - PAD: Pad Service, [327](#)
- pad\_map\_irq
  - PAD: Pad Service, [333](#)
- pad\_set
  - PAD: Pad Service, [328](#)
- pad\_set\_all
  - PAD: Pad Service, [329](#)
- pad\_set\_gp
  - PAD: Pad Service, [328](#)
- pad\_set\_gp\_28fdsoi
  - PAD: Pad Service, [331](#)
- pad\_set\_gp\_28fdsoi\_comp
  - PAD: Pad Service, [332](#)
- pad\_set\_gp\_28fdsoi\_hsic
  - PAD: Pad Service, [331](#)
- pad\_set\_mux
  - PAD: Pad Service, [328](#)
- pad\_set\_wakeup
  - PAD: Pad Service, [328](#)
- PCA6416A: PCA6416A Driver, [568](#)
  - PCA6416A\_ReadPinDirection, [568](#)
  - PCA6416A\_ReadPinInput, [572](#)
  - PCA6416A\_ReadPinOutput, [571](#)
  - PCA6416A\_ReadPinPolarity, [569](#)
  - PCA6416A\_WritePinDirection, [568](#)
  - PCA6416A\_WritePinOutput, [571](#)
  - PCA6416A\_WritePinPolarity, [569](#)
- PCA6416A\_ReadPinDirection
  - PCA6416A: PCA6416A Driver, [568](#)
- PCA6416A\_ReadPinInput
  - PCA6416A: PCA6416A Driver, [572](#)
- PCA6416A\_ReadPinOutput
  - PCA6416A: PCA6416A Driver, [571](#)
- PCA6416A\_ReadPinPolarity
  - PCA6416A: PCA6416A Driver, [569](#)
- PCA6416A\_WritePinDirection
  - PCA6416A: PCA6416A Driver, [568](#)
- PCA6416A\_WritePinOutput
  - PCA6416A: PCA6416A Driver, [571](#)
- PCA6416A\_WritePinPolarity
  - PCA6416A: PCA6416A Driver, [569](#)
- PF100: PF100 Power Management IC Driver, [205](#)
  - pf100\_get\_pmic\_temp, [210](#)
  - pf100\_get\_pmic\_version, [208](#)
  - pf100\_pmic\_get\_voltage, [209](#)
  - pf100\_pmic\_irq\_service, [211](#)
  - pf100\_pmic\_set\_mode, [210](#)
  - pf100\_pmic\_set\_voltage, [208](#)
  - pf100\_set\_pmic\_temp\_alarm, [211](#)
  - pf100\_vol\_regs\_t, [207](#)
  - sw\_pmic\_mode\_t, [208](#)
  - sw\_vmode\_reg\_t, [208](#)
  - vgen\_pmic\_mode\_t, [208](#)
- pf100\_get\_pmic\_temp
  - PF100: PF100 Power Management IC Driver, [210](#)
- pf100\_get\_pmic\_version
  - PF100: PF100 Power Management IC Driver, [208](#)
- pf100\_pmic\_get\_voltage
  - PF100: PF100 Power Management IC Driver, [209](#)
- pf100\_pmic\_irq\_service
  - PF100: PF100 Power Management IC Driver, [211](#)
- pf100\_pmic\_set\_mode
  - PF100: PF100 Power Management IC Driver, [210](#)
- pf100\_pmic\_set\_voltage
  - PF100: PF100 Power Management IC Driver, [208](#)
- pf100\_set\_pmic\_temp\_alarm
  - PF100: PF100 Power Management IC Driver, [211](#)
- pf100\_vol\_regs\_t
  - PF100: PF100 Power Management IC Driver, [207](#)
- PF8100: PF8100 Power Management IC Driver, [213](#)
  - ldo\_mode\_t, [216](#)
  - pf8100\_get\_pmic\_temp, [219](#)
  - pf8100\_get\_pmic\_version, [216](#)
  - pf8100\_pmic\_get\_mode, [218](#)
  - pf8100\_pmic\_get\_voltage, [217](#)
  - pf8100\_pmic\_irq\_service, [220](#)
  - pf8100\_pmic\_set\_mode, [217](#)
  - pf8100\_pmic\_set\_voltage, [216](#)
  - pf8100\_set\_pmic\_temp\_alarm, [219](#)
  - pf8100\_vregs\_t, [215](#)
  - sw\_mode\_t, [215](#)
  - vmode\_reg\_t, [216](#)
- pf8100\_get\_pmic\_temp
  - PF8100: PF8100 Power Management IC Driver, [219](#)
- pf8100\_get\_pmic\_version
  - PF8100: PF8100 Power Management IC Driver, [216](#)
- pf8100\_pmic\_get\_mode
  - PF8100: PF8100 Power Management IC Driver, [218](#)
- pf8100\_pmic\_get\_voltage
  - PF8100: PF8100 Power Management IC Driver, [217](#)
- pf8100\_pmic\_irq\_service
  - PF8100: PF8100 Power Management IC Driver, [220](#)
- pf8100\_pmic\_set\_mode
  - PF8100: PF8100 Power Management IC Driver, [217](#)
- pf8100\_pmic\_set\_voltage
  - PF8100: PF8100 Power Management IC Driver, [216](#)
- pf8100\_set\_pmic\_temp\_alarm
  - PF8100: PF8100 Power Management IC Driver, [219](#)
- pf8100\_vregs\_t
  - PF8100: PF8100 Power Management IC Driver, [215](#)
- pinLowTimeout\_ns
  - lpi2c\_master\_config\_t, [575](#)



platform/board/board\_common.h, 597  
 platform/board/drivers/pca6416a/pca6416a.h, 598  
 platform/board/pmic.h, 599  
 platform/drivers/drc/fsl\_drc\_cbt.h, 600  
 platform/drivers/drc/fsl\_drc\_derate.h, 600  
 platform/drivers/drc/fsl\_drc\_rdbi\_deskew.h, 600  
 platform/drivers/igpio/fsl\_gpio.h, 601  
 platform/drivers/lpi2c/fsl\_lpi2c.h, 602  
 platform/drivers/lpuart/fsl\_lpuart.h, 607  
 platform/drivers/pmic/fsl\_pmic.h, 610  
 platform/drivers/pmic/pf100/fsl\_pf100.h, 611  
 platform/drivers/pmic/pf8100/fsl\_pf8100.h, 614  
 platform/drivers/rgpio/fsl\_rgpio.h, 616  
 platform/drivers/seco/fsl\_seco.h, 618  
 platform/drivers/snvs/fsl\_snvs.h, 622  
 platform/drivers/wdog32/fsl\_wdog32.h, 625  
 platform/main/board.h, 627  
 platform/main/ipc.h, 631  
 platform/main/soc.h, 633  
 platform/main/types.h, 638  
 platform/ss/inf/inf.h, 656  
 platform/svc/irq/api.h, 663  
 platform/svc/irq/svc.h, 683  
 platform/svc/misc/api.h, 661  
 platform/svc/misc/svc.h, 681  
 platform/svc/pad/api.h, 666  
 platform/svc/pad/svc.h, 683  
 platform/svc/pm/api.h, 669  
 platform/svc/pm/svc.h, 684  
 platform/svc/rm/api.h, 676  
 platform/svc/rm/svc.h, 688  
 platform/svc/seco/api.h, 674  
 platform/svc/seco/svc.h, 686  
 platform/svc/timer/api.h, 680  
 platform/svc/timer/svc.h, 691  
 PM: Power Management Service, 335  
     pm\_boot, 371  
     pm\_clock\_enable, 370  
     pm\_cpu\_reset, 373  
     pm\_cpu\_start, 373  
     pm\_force\_clock\_enable, 370  
     pm\_force\_resource\_power\_mode, 366  
     pm\_force\_resource\_power\_mode\_v, 367  
     pm\_get\_active\_rsrc\_power\_mode, 368  
     pm\_get\_clock\_parent, 371  
     pm\_get\_clock\_rate, 370  
     pm\_get\_reset\_part, 373  
     pm\_get\_resource\_power\_mode, 367  
     pm\_get\_rsrc\_power\_mode, 367  
     pm\_get\_sys\_power\_mode, 364  
     pm\_init, 362  
     pm\_init\_part, 362  
     pm\_is\_partition\_started, 376  
     pm\_is\_resource\_accessible, 364  
     pm\_partition\_wake, 363  
     pm\_reboot, 372  
     pm\_reboot\_continue, 374  
     pm\_reboot\_part, 375  
     pm\_reboot\_partition, 374  
     pm\_req\_cpu\_low\_power\_mode, 368  
     pm\_req\_low\_power\_mode, 368  
     pm\_req\_sys\_if\_power\_mode, 369  
     pm\_reset, 375  
     pm\_reset\_reason, 372  
     pm\_resource\_reset, 374  
     pm\_set\_boot\_parm, 372  
     pm\_set\_clock\_parent, 371  
     pm\_set\_clock\_rate, 369  
     pm\_set\_cpu\_resume, 369  
     pm\_set\_cpu\_resume\_addr, 368  
     pm\_set\_partition\_power\_mode, 362  
     pm\_set\_resource\_power\_mode, 365  
     pm\_set\_resource\_power\_mode\_all, 365  
     pm\_set\_rsrc\_power\_mode, 365  
     pm\_set\_sys\_power\_mode, 362  
     pm\_update\_partition\_power\_mode, 363  
     pm\_update\_ridx, 364  
     pm\_update\_rsrc\_power\_mode, 366  
     sc\_pm\_boot, 355  
     sc\_pm\_clock\_enable, 351  
     sc\_pm\_cpu\_reset, 360  
     sc\_pm\_cpu\_start, 358  
     sc\_pm\_get\_clock\_parent, 353  
     sc\_pm\_get\_clock\_rate, 351  
     sc\_pm\_get\_reset\_part, 355  
     sc\_pm\_get\_resource\_power\_mode, 347  
     sc\_pm\_get\_sys\_power\_mode, 344  
     sc\_pm\_is\_partition\_started, 361  
     sc\_pm\_partition\_wake, 345  
     sc\_pm\_power\_mode\_t, 343  
     sc\_pm\_reboot, 357  
     sc\_pm\_reboot\_continue, 358  
     sc\_pm\_reboot\_partition, 357  
     sc\_pm\_req\_cpu\_low\_power\_mode, 348  
     sc\_pm\_req\_low\_power\_mode, 347  
     sc\_pm\_req\_sys\_if\_power\_mode, 349  
     sc\_pm\_reset, 354  
     sc\_pm\_reset\_reason, 354  
     sc\_pm\_resource\_reset, 360  
     sc\_pm\_set\_boot\_parm, 356  
     sc\_pm\_set\_clock\_parent, 352  
     sc\_pm\_set\_clock\_rate, 350  
     sc\_pm\_set\_cpu\_resume, 349  
     sc\_pm\_set\_cpu\_resume\_addr, 348  
     sc\_pm\_set\_partition\_power\_mode, 343  
     sc\_pm\_set\_resource\_power\_mode, 345  
     sc\_pm\_set\_resource\_power\_mode\_all, 346  
     sc\_pm\_set\_sys\_power\_mode, 343

- pm\_boot
  - PM: Power Management Service, [371](#)
- pm\_clock\_enable
  - PM: Power Management Service, [370](#)
- pm\_cpu\_reset
  - PM: Power Management Service, [373](#)
- pm\_cpu\_start
  - PM: Power Management Service, [373](#)
- pm\_force\_clock\_enable
  - PM: Power Management Service, [370](#)
- pm\_force\_resource\_power\_mode
  - PM: Power Management Service, [366](#)
- pm\_force\_resource\_power\_mode\_v
  - PM: Power Management Service, [367](#)
- pm\_get\_active\_rsrc\_power\_mode
  - PM: Power Management Service, [368](#)
- pm\_get\_clock\_parent
  - PM: Power Management Service, [371](#)
- pm\_get\_clock\_rate
  - PM: Power Management Service, [370](#)
- pm\_get\_reset\_part
  - PM: Power Management Service, [373](#)
- pm\_get\_resource\_power\_mode
  - PM: Power Management Service, [367](#)
- pm\_get\_rsrc\_power\_mode
  - PM: Power Management Service, [367](#)
- pm\_get\_sys\_power\_mode
  - PM: Power Management Service, [364](#)
- pm\_init
  - PM: Power Management Service, [362](#)
- pm\_init\_part
  - PM: Power Management Service, [362](#)
- pm\_is\_partition\_started
  - PM: Power Management Service, [376](#)
- pm\_is\_resource\_accessible
  - PM: Power Management Service, [364](#)
- pm\_partition\_wake
  - PM: Power Management Service, [363](#)
- pm\_reboot
  - PM: Power Management Service, [372](#)
- pm\_reboot\_continue
  - PM: Power Management Service, [374](#)
- pm\_reboot\_part
  - PM: Power Management Service, [375](#)
- pm\_reboot\_partition
  - PM: Power Management Service, [374](#)
- pm\_req\_cpu\_low\_power\_mode
  - PM: Power Management Service, [368](#)
- pm\_req\_low\_power\_mode
  - PM: Power Management Service, [368](#)
- pm\_req\_sys\_if\_power\_mode
  - PM: Power Management Service, [369](#)
- pm\_reset
  - PM: Power Management Service, [375](#)
- pm\_reset\_reason
  - PM: Power Management Service, [372](#)
- pm\_resource\_reset
  - PM: Power Management Service, [374](#)
- pm\_set\_boot\_parm
  - PM: Power Management Service, [372](#)
- pm\_set\_clock\_parent
  - PM: Power Management Service, [371](#)
- pm\_set\_clock\_rate
  - PM: Power Management Service, [369](#)
- pm\_set\_cpu\_resume
  - PM: Power Management Service, [369](#)
- pm\_set\_cpu\_resume\_addr
  - PM: Power Management Service, [368](#)
- pm\_set\_partition\_power\_mode
  - PM: Power Management Service, [362](#)
- pm\_set\_resource\_power\_mode
  - PM: Power Management Service, [365](#)
- pm\_set\_resource\_power\_mode\_all
  - PM: Power Management Service, [365](#)
- pm\_set\_rsrc\_power\_mode
  - PM: Power Management Service, [365](#)
- pm\_set\_sys\_power\_mode
  - PM: Power Management Service, [362](#)
- pm\_update\_partition\_power\_mode
  - PM: Power Management Service, [363](#)
- pm\_update\_ridx
  - PM: Power Management Service, [364](#)
- pm\_update\_rsrc\_power\_mode
  - PM: Power Management Service, [366](#)
- PMIC: Power Management IC Driver, [193](#)
  - dynamic\_get\_pmic\_temp, [199](#)
  - dynamic\_get\_pmic\_version, [198](#)
  - dynamic\_pmic\_get\_mode, [197](#)
  - dynamic\_pmic\_get\_voltage, [196](#)
  - dynamic\_pmic\_irq\_service, [197](#)
  - dynamic\_pmic\_register\_access, [198](#)
  - dynamic\_pmic\_set\_mode, [196](#)
  - dynamic\_pmic\_set\_voltage, [195](#)
  - dynamic\_set\_pmic\_temp\_alarm, [199](#)
  - i2c\_error\_flags, [195](#)
  - i2c\_j1850\_read, [203](#)
  - i2c\_j1850\_write, [202](#)
  - i2c\_read, [201](#)
  - i2c\_read\_sub, [201](#)
  - i2c\_write, [200](#)
  - i2c\_write\_sub, [200](#)
  - pmic\_get\_device\_id, [203](#)
- pmic\_get\_device\_id
  - PMIC: Power Management IC Driver, [203](#)
- pmic\_version\_t, [582](#)
- RDBI\_bit\_deskew
  - DRC: DDR Controller Driver, [114](#)

- RGPIO Driver, [222](#)
  - RGPIO\_ClearPinsOutput, [225](#)
  - RGPIO\_GetInstance, [223](#)
  - RGPIO\_PinInit, [223](#)
  - RGPIO\_PinRead, [226](#)
  - RGPIO\_PinWrite, [224](#)
  - RGPIO\_PortClear, [225](#)
  - RGPIO\_PortSet, [224](#)
  - RGPIO\_PortToggle, [226](#)
  - RGPIO\_ReadPinInput, [228](#)
  - RGPIO\_SetPinsOutput, [225](#)
  - RGPIO\_TogglePinsOutput, [226](#)
  - RGPIO\_WritePinOutput, [224](#)
- RGPIO: Rapid General-Purpose Input/Output Driver, [221](#)
  - kRGPIO\_DigitalInput, [221](#)
  - kRGPIO\_DigitalOutput, [221](#)
  - rgpio\_pin\_direction\_t, [221](#)
- RGPIO\_ClearPinsOutput
  - RGPIO Driver, [225](#)
- RGPIO\_GetInstance
  - RGPIO Driver, [223](#)
- rgpio\_pin\_config\_t, [582](#)
- rgpio\_pin\_direction\_t
  - RGPIO: Rapid General-Purpose Input/Output Driver, [221](#)
- RGPIO\_PinInit
  - RGPIO Driver, [223](#)
- RGPIO\_PinRead
  - RGPIO Driver, [226](#)
- RGPIO\_PinWrite
  - RGPIO Driver, [224](#)
- RGPIO\_PortClear
  - RGPIO Driver, [225](#)
- RGPIO\_PortSet
  - RGPIO Driver, [224](#)
- RGPIO\_PortToggle
  - RGPIO Driver, [226](#)
- RGPIO\_ReadPinInput
  - RGPIO Driver, [228](#)
- RGPIO\_SetPinsOutput
  - RGPIO Driver, [225](#)
- RGPIO\_TogglePinsOutput
  - RGPIO Driver, [226](#)
- RGPIO\_WritePinOutput
  - RGPIO Driver, [224](#)
- RM: Resource Management Service, [415](#)
  - rm\_assign\_memreg, [464](#)
  - rm\_assign\_pad, [466](#)
  - rm\_assign\_resource, [453](#)
  - rm\_check\_ancestor, [452](#)
  - rm\_check\_map\_ridx, [457](#)
  - rm\_check\_map\_ridx\_v, [457](#)
  - rm\_dump, [468](#)
  - rm\_dump\_memregs, [469](#)
  - rm\_dump\_pads, [469](#)
  - rm\_dump\_partition, [468](#)
  - rm\_dump\_resources, [469](#)
  - rm\_find\_memreg, [464](#)
  - rm\_get\_did, [451](#)
  - rm\_get\_memreg\_info, [466](#)
  - rm\_get\_pad\_owner, [467](#)
  - rm\_get\_partition, [449](#)
  - rm\_get\_partition\_parent, [450](#)
  - rm\_get\_resource\_info, [462](#)
  - rm\_get\_resource\_owner, [460](#)
  - rm\_get\_ridx\_owner, [460](#)
  - rm\_get\_ridx\_ss\_info, [456](#)
  - rm\_init, [447](#)
  - rm\_init\_subsys, [468](#)
  - rm\_is\_memreg\_owned, [465](#)
  - rm\_is\_pad\_owned, [467](#)
  - rm\_is\_parent, [452](#)
  - rm\_is\_partition\_isolated, [450](#)
  - rm\_is\_partition\_used, [449](#)
  - rm\_is\_resource\_access\_allowed, [459](#)
  - rm\_is\_resource\_avail, [458](#)
  - rm\_is\_resource\_master, [461](#)
  - rm\_is\_resource\_owned, [458](#)
  - rm\_is\_resource\_peripheral, [461](#)
  - rm\_is\_ridx\_access\_allowed, [460](#)
  - rm\_is\_ridx\_avail, [459](#)
  - rm\_is\_ridx\_master, [461](#)
  - rm\_is\_ridx\_owned, [458](#)
  - rm\_is\_ridx\_peripheral, [462](#)
  - rm\_is\_secure\_partition, [449](#)
  - rm\_is\_sys\_access, [450](#)
  - rm\_memreg\_alloc, [463](#)
  - rm\_memreg\_frag, [463](#)
  - rm\_memreg\_free, [464](#)
  - rm\_memreg\_split, [463](#)
  - rm\_move\_all, [453](#)
  - rm\_partition\_alloc, [448](#)
  - rm\_partition\_free, [448](#)
  - rm\_partition\_lock, [451](#)
  - rm\_partition\_static, [451](#)
  - rm\_reserve\_static\_did, [447](#)
  - rm\_reserve\_static\_pt, [447](#)
  - rm\_ridx\_block, [462](#)
  - rm\_set\_confidential, [448](#)
  - rm\_set\_master\_attributes, [454](#)
  - rm\_set\_master\_sid, [454](#)
  - rm\_set\_memreg\_iee, [465](#)
  - rm\_set\_memreg\_permissions, [465](#)
  - rm\_set\_pad\_movable, [466](#)
  - rm\_set\_parent, [451](#)
  - rm\_set\_peripheral\_permissions, [455](#)
  - rm\_set\_resource\_movable, [453](#)
  - rm\_set\_subsys\_rsrc\_movable, [454](#)

- rm\_update\_master, [455](#)
- rm\_update\_peripheral, [456](#)
- rm\_update\_resource, [456](#)
- sc\_rm\_assign\_memreg, [441](#)
- sc\_rm\_assign\_pad, [444](#)
- sc\_rm\_assign\_resource, [431](#)
- sc\_rm\_dump, [446](#)
- sc\_rm\_find\_memreg, [441](#)
- sc\_rm\_get\_did, [427](#)
- sc\_rm\_get\_memreg\_info, [444](#)
- sc\_rm\_get\_partition, [429](#)
- sc\_rm\_get\_resource\_info, [437](#)
- sc\_rm\_get\_resource\_owner, [436](#)
- sc\_rm\_is\_memreg\_owned, [443](#)
- sc\_rm\_is\_pad\_owned, [446](#)
- sc\_rm\_is\_resource\_master, [436](#)
- sc\_rm\_is\_resource\_owned, [435](#)
- sc\_rm\_is\_resource\_peripheral, [437](#)
- sc\_rm\_memreg\_alloc, [438](#)
- sc\_rm\_memreg\_frag, [439](#)
- sc\_rm\_memreg\_free, [440](#)
- sc\_rm\_memreg\_split, [439](#)
- sc\_rm\_move\_all, [430](#)
- sc\_rm\_partition\_alloc, [425](#)
- sc\_rm\_partition\_free, [427](#)
- sc\_rm\_partition\_lock, [428](#)
- sc\_rm\_partition\_static, [428](#)
- sc\_rm\_perm\_t, [424](#)
- sc\_rm\_rmsg\_t, [425](#)
- sc\_rm\_set\_confidential, [426](#)
- sc\_rm\_set\_master\_attributes, [433](#)
- sc\_rm\_set\_master\_sid, [434](#)
- sc\_rm\_set\_memreg\_iee, [443](#)
- sc\_rm\_set\_memreg\_permissions, [442](#)
- sc\_rm\_set\_pad\_movable, [445](#)
- sc\_rm\_set\_parent, [429](#)
- sc\_rm\_set\_peripheral\_permissions, [434](#)
- sc\_rm\_set\_resource\_movable, [432](#)
- sc\_rm\_set\_subsys\_rsrc\_movable, [432](#)
- rm\_assign\_memreg
  - RM: Resource Management Service, [464](#)
- rm\_assign\_pad
  - RM: Resource Management Service, [466](#)
- rm\_assign\_resource
  - RM: Resource Management Service, [453](#)
- rm\_check\_ancestor
  - RM: Resource Management Service, [452](#)
- rm\_check\_map\_ridx
  - RM: Resource Management Service, [457](#)
- rm\_check\_map\_ridx\_v
  - RM: Resource Management Service, [457](#)
- rm\_dump
  - RM: Resource Management Service, [468](#)
- rm\_dump\_memregs
  - RM: Resource Management Service, [469](#)
- rm\_dump\_pads
  - RM: Resource Management Service, [469](#)
- rm\_dump\_partition
  - RM: Resource Management Service, [468](#)
- rm\_dump\_resources
  - RM: Resource Management Service, [469](#)
- rm\_find\_memreg
  - RM: Resource Management Service, [464](#)
- rm\_get\_did
  - RM: Resource Management Service, [451](#)
- rm\_get\_memreg\_info
  - RM: Resource Management Service, [466](#)
- rm\_get\_pad\_owner
  - RM: Resource Management Service, [467](#)
- rm\_get\_partition
  - RM: Resource Management Service, [449](#)
- rm\_get\_partition\_parent
  - RM: Resource Management Service, [450](#)
- rm\_get\_resource\_info
  - RM: Resource Management Service, [462](#)
- rm\_get\_resource\_owner
  - RM: Resource Management Service, [460](#)
- rm\_get\_ridx\_owner
  - RM: Resource Management Service, [460](#)
- rm\_get\_ridx\_ss\_info
  - RM: Resource Management Service, [456](#)
- rm\_init
  - RM: Resource Management Service, [447](#)
- rm\_init\_subsys
  - RM: Resource Management Service, [468](#)
- rm\_is\_memreg\_owned
  - RM: Resource Management Service, [465](#)
- rm\_is\_pad\_owned
  - RM: Resource Management Service, [467](#)
- rm\_is\_parent
  - RM: Resource Management Service, [452](#)
- rm\_is\_partition\_isolated
  - RM: Resource Management Service, [450](#)
- rm\_is\_partition\_used
  - RM: Resource Management Service, [449](#)
- rm\_is\_resource\_access\_allowed
  - RM: Resource Management Service, [459](#)
- rm\_is\_resource\_avail
  - RM: Resource Management Service, [458](#)
- rm\_is\_resource\_master
  - RM: Resource Management Service, [461](#)
- rm\_is\_resource\_owned
  - RM: Resource Management Service, [458](#)
- rm\_is\_resource\_peripheral
  - RM: Resource Management Service, [461](#)
- rm\_is\_ridx\_access\_allowed
  - RM: Resource Management Service, [460](#)
- rm\_is\_ridx\_avail

- RM: Resource Management Service, [459](#)
- rm\_is\_ridx\_master
  - RM: Resource Management Service, [461](#)
- rm\_is\_ridx\_owned
  - RM: Resource Management Service, [458](#)
- rm\_is\_ridx\_peripheral
  - RM: Resource Management Service, [462](#)
- rm\_is\_secure\_partition
  - RM: Resource Management Service, [449](#)
- rm\_is\_sys\_access
  - RM: Resource Management Service, [450](#)
- rm\_memreg\_alloc
  - RM: Resource Management Service, [463](#)
- rm\_memreg\_frag
  - RM: Resource Management Service, [463](#)
- rm\_memreg\_free
  - RM: Resource Management Service, [464](#)
- rm\_memreg\_split
  - RM: Resource Management Service, [463](#)
- rm\_move\_all
  - RM: Resource Management Service, [453](#)
- rm\_partition\_alloc
  - RM: Resource Management Service, [448](#)
- rm\_partition\_free
  - RM: Resource Management Service, [448](#)
- rm\_partition\_lock
  - RM: Resource Management Service, [451](#)
- rm\_partition\_static
  - RM: Resource Management Service, [451](#)
- rm\_reserve\_static\_did
  - RM: Resource Management Service, [447](#)
- rm\_reserve\_static\_pt
  - RM: Resource Management Service, [447](#)
- rm\_ridx\_block
  - RM: Resource Management Service, [462](#)
- rm\_set\_confidential
  - RM: Resource Management Service, [448](#)
- rm\_set\_master\_attributes
  - RM: Resource Management Service, [454](#)
- rm\_set\_master\_sid
  - RM: Resource Management Service, [454](#)
- rm\_set\_memreg\_iee
  - RM: Resource Management Service, [465](#)
- rm\_set\_memreg\_permissions
  - RM: Resource Management Service, [465](#)
- rm\_set\_pad\_movable
  - RM: Resource Management Service, [466](#)
- rm\_set\_parent
  - RM: Resource Management Service, [451](#)
- rm\_set\_peripheral\_permissions
  - RM: Resource Management Service, [455](#)
- rm\_set\_resource\_movable
  - RM: Resource Management Service, [453](#)
- rm\_set\_subsys\_rsrc\_movable
  - RM: Resource Management Service, [454](#)
- rm\_update\_master
  - RM: Resource Management Service, [455](#)
- rm\_update\_peripheral
  - RM: Resource Management Service, [456](#)
- rm\_update\_resource
  - RM: Resource Management Service, [456](#)
- RNFO
  - INF: Subsystem Interface, [546](#)
- RSRC
  - INF: Subsystem Interface, [545](#)
- run\_cbt
  - DRC: DDR Controller Driver, [112](#)
- sc\_bfault\_t
  - BRD: Board Interface, [496](#)
- sc\_ipc\_close
  - ipc.h, [632](#)
- sc\_ipc\_open
  - ipc.h, [631](#)
- sc\_ipc\_read
  - ipc.h, [632](#)
- sc\_ipc\_write
  - ipc.h, [632](#)
- sc\_irq\_enable
  - IRQ: Interrupt Service, [306](#)
- sc\_irq\_status
  - IRQ: Interrupt Service, [307](#)
- sc\_misc\_api\_ver
  - MISC: Miscellaneous Service, [288](#)
- sc\_misc\_board\_ioctl
  - MISC: Miscellaneous Service, [295](#)
- sc\_misc\_boot\_done
  - MISC: Miscellaneous Service, [290](#)
- sc\_misc\_boot\_status
  - MISC: Miscellaneous Service, [290](#)
- sc\_misc\_build\_info
  - MISC: Miscellaneous Service, [288](#)
- sc\_misc\_debug\_out
  - MISC: Miscellaneous Service, [287](#)
- sc\_misc\_get\_boot\_container
  - MISC: Miscellaneous Service, [294](#)
- sc\_misc\_get\_boot\_dev
  - MISC: Miscellaneous Service, [293](#)
- sc\_misc\_get\_boot\_type
  - MISC: Miscellaneous Service, [293](#)
- sc\_misc\_get\_button\_status
  - MISC: Miscellaneous Service, [294](#)
- sc\_misc\_get\_control
  - MISC: Miscellaneous Service, [285](#)
- sc\_misc\_get\_temp
  - MISC: Miscellaneous Service, [292](#)
- sc\_misc\_otp\_fuse\_read
  - MISC: Miscellaneous Service, [290](#)

- sc\_misc\_otp\_fuse\_write
  - MISC: Miscellaneous Service, [291](#)
- sc\_misc\_rompatch\_checksum
  - MISC: Miscellaneous Service, [295](#)
- sc\_misc\_set\_ari
  - MISC: Miscellaneous Service, [289](#)
- sc\_misc\_set\_control
  - MISC: Miscellaneous Service, [284](#)
- sc\_misc\_set\_dma\_group
  - MISC: Miscellaneous Service, [286](#)
- sc\_misc\_set\_max\_dma\_group
  - MISC: Miscellaneous Service, [286](#)
- sc\_misc\_set\_temp
  - MISC: Miscellaneous Service, [292](#)
- sc\_misc\_unique\_id
  - MISC: Miscellaneous Service, [289](#)
- sc\_misc\_waveform\_capture
  - MISC: Miscellaneous Service, [287](#)
- SC\_P\_ALL
  - types.h, [655](#)
- sc\_pad\_28fdsoi\_dse\_t
  - PAD: Pad Service, [315](#)
- sc\_pad\_28fdsoi\_ps\_t
  - PAD: Pad Service, [315](#)
- sc\_pad\_28fdsoi\_pus\_t
  - PAD: Pad Service, [315](#)
- sc\_pad\_config
  - PAD: Pad Service, [322](#)
- sc\_pad\_config\_t
  - PAD: Pad Service, [315](#)
- sc\_pad\_get
  - PAD: Pad Service, [322](#)
- sc\_pad\_get\_all
  - PAD: Pad Service, [320](#)
- sc\_pad\_get\_gp
  - PAD: Pad Service, [318](#)
- sc\_pad\_get\_gp\_28fdsoi
  - PAD: Pad Service, [323](#)
- sc\_pad\_get\_gp\_28fdsoi\_comp
  - PAD: Pad Service, [326](#)
- sc\_pad\_get\_gp\_28fdsoi\_hsic
  - PAD: Pad Service, [325](#)
- sc\_pad\_get\_mux
  - PAD: Pad Service, [316](#)
- sc\_pad\_get\_wakeup
  - PAD: Pad Service, [319](#)
- sc\_pad\_iso\_t
  - PAD: Pad Service, [315](#)
- sc\_pad\_set
  - PAD: Pad Service, [321](#)
- sc\_pad\_set\_all
  - PAD: Pad Service, [319](#)
- sc\_pad\_set\_gp
  - PAD: Pad Service, [317](#)
- sc\_pad\_set\_gp\_28fdsoi
  - PAD: Pad Service, [323](#)
- sc\_pad\_set\_gp\_28fdsoi\_comp
  - PAD: Pad Service, [325](#)
- sc\_pad\_set\_gp\_28fdsoi\_hsic
  - PAD: Pad Service, [324](#)
- sc\_pad\_set\_mux
  - PAD: Pad Service, [316](#)
- sc\_pad\_set\_wakeup
  - PAD: Pad Service, [318](#)
- sc\_pad\_t
  - types.h, [656](#)
- sc\_pm\_boot
  - PM: Power Management Service, [355](#)
- sc\_pm\_clock\_enable
  - PM: Power Management Service, [351](#)
- sc\_pm\_cpu\_reset
  - PM: Power Management Service, [360](#)
- sc\_pm\_cpu\_start
  - PM: Power Management Service, [358](#)
- sc\_pm\_get\_clock\_parent
  - PM: Power Management Service, [353](#)
- sc\_pm\_get\_clock\_rate
  - PM: Power Management Service, [351](#)
- sc\_pm\_get\_reset\_part
  - PM: Power Management Service, [355](#)
- sc\_pm\_get\_resource\_power\_mode
  - PM: Power Management Service, [347](#)
- sc\_pm\_get\_sys\_power\_mode
  - PM: Power Management Service, [344](#)
- sc\_pm\_is\_partition\_started
  - PM: Power Management Service, [361](#)
- sc\_pm\_partition\_wake
  - PM: Power Management Service, [345](#)
- sc\_pm\_power\_mode\_t
  - PM: Power Management Service, [343](#)
- sc\_pm\_reboot
  - PM: Power Management Service, [357](#)
- sc\_pm\_reboot\_continue
  - PM: Power Management Service, [358](#)
- sc\_pm\_reboot\_partition
  - PM: Power Management Service, [357](#)
- sc\_pm\_req\_cpu\_low\_power\_mode
  - PM: Power Management Service, [348](#)
- sc\_pm\_req\_low\_power\_mode
  - PM: Power Management Service, [347](#)
- sc\_pm\_req\_sys\_if\_power\_mode
  - PM: Power Management Service, [349](#)
- sc\_pm\_reset
  - PM: Power Management Service, [354](#)
- sc\_pm\_reset\_reason
  - PM: Power Management Service, [354](#)
- sc\_pm\_resource\_reset
  - PM: Power Management Service, [360](#)



- sc\_pm\_set\_boot\_parm
  - PM: Power Management Service, [356](#)
- sc\_pm\_set\_clock\_parent
  - PM: Power Management Service, [352](#)
- sc\_pm\_set\_clock\_rate
  - PM: Power Management Service, [350](#)
- sc\_pm\_set\_cpu\_resume
  - PM: Power Management Service, [349](#)
- sc\_pm\_set\_cpu\_resume\_addr
  - PM: Power Management Service, [348](#)
- sc\_pm\_set\_partition\_power\_mode
  - PM: Power Management Service, [343](#)
- sc\_pm\_set\_resource\_power\_mode
  - PM: Power Management Service, [345](#)
- sc\_pm\_set\_resource\_power\_mode\_all
  - PM: Power Management Service, [346](#)
- sc\_pm\_set\_sys\_power\_mode
  - PM: Power Management Service, [343](#)
- SC\_R\_NONE
  - types.h, [655](#)
- sc\_rm\_assign\_memreg
  - RM: Resource Management Service, [441](#)
- sc\_rm\_assign\_pad
  - RM: Resource Management Service, [444](#)
- sc\_rm\_assign\_resource
  - RM: Resource Management Service, [431](#)
- sc\_rm\_dump
  - RM: Resource Management Service, [446](#)
- sc\_rm\_find\_memreg
  - RM: Resource Management Service, [441](#)
- sc\_rm\_get\_did
  - RM: Resource Management Service, [427](#)
- sc\_rm\_get\_memreg\_info
  - RM: Resource Management Service, [444](#)
- sc\_rm\_get\_partition
  - RM: Resource Management Service, [429](#)
- sc\_rm\_get\_resource\_info
  - RM: Resource Management Service, [437](#)
- sc\_rm\_get\_resource\_owner
  - RM: Resource Management Service, [436](#)
- sc\_rm\_is\_memreg\_owned
  - RM: Resource Management Service, [443](#)
- sc\_rm\_is\_pad\_owned
  - RM: Resource Management Service, [446](#)
- sc\_rm\_is\_resource\_master
  - RM: Resource Management Service, [436](#)
- sc\_rm\_is\_resource\_owned
  - RM: Resource Management Service, [435](#)
- sc\_rm\_is\_resource\_peripheral
  - RM: Resource Management Service, [437](#)
- sc\_rm\_memreg\_alloc
  - RM: Resource Management Service, [438](#)
- sc\_rm\_memreg\_frag
  - RM: Resource Management Service, [439](#)
- sc\_rm\_memreg\_free
  - RM: Resource Management Service, [440](#)
- sc\_rm\_memreg\_split
  - RM: Resource Management Service, [439](#)
- sc\_rm\_move\_all
  - RM: Resource Management Service, [430](#)
- sc\_rm\_partition\_alloc
  - RM: Resource Management Service, [425](#)
- sc\_rm\_partition\_free
  - RM: Resource Management Service, [427](#)
- sc\_rm\_partition\_lock
  - RM: Resource Management Service, [428](#)
- sc\_rm\_partition\_static
  - RM: Resource Management Service, [428](#)
- sc\_rm\_perm\_t
  - RM: Resource Management Service, [424](#)
- sc\_rm\_rmsg\_t
  - RM: Resource Management Service, [425](#)
- sc\_rm\_set\_confidential
  - RM: Resource Management Service, [426](#)
- sc\_rm\_set\_master\_attributes
  - RM: Resource Management Service, [433](#)
- sc\_rm\_set\_master\_sid
  - RM: Resource Management Service, [434](#)
- sc\_rm\_set\_memreg\_iee
  - RM: Resource Management Service, [443](#)
- sc\_rm\_set\_memreg\_permissions
  - RM: Resource Management Service, [442](#)
- sc\_rm\_set\_pad\_movable
  - RM: Resource Management Service, [445](#)
- sc\_rm\_set\_parent
  - RM: Resource Management Service, [429](#)
- sc\_rm\_set\_peripheral\_permissions
  - RM: Resource Management Service, [434](#)
- sc\_rm\_set\_resource\_movable
  - RM: Resource Management Service, [432](#)
- sc\_rm\_set\_subsys\_rsrc\_movable
  - RM: Resource Management Service, [432](#)
- sc\_rsrc\_map\_t, [583](#)
- sc\_rsrc\_t
  - types.h, [656](#)
- sc\_seco\_attest
  - SECO: Security Service, [390](#)
- sc\_seco\_attest\_mode
  - SECO: Security Service, [389](#)
- sc\_seco\_attest\_verify
  - SECO: Security Service, [392](#)
- sc\_seco\_authenticate
  - SECO: Security Service, [384](#)
- sc\_seco\_build\_info
  - SECO: Security Service, [396](#)
- sc\_seco\_chip\_info
  - SECO: Security Service, [397](#)
- sc\_seco\_commit

- SECO: Security Service, [387](#)
- sc\_seco\_enable\_debug
  - SECO: Security Service, [397](#)
- sc\_seco\_enh\_authenticate
  - SECO: Security Service, [385](#)
- sc\_seco\_forward\_lifecycle
  - SECO: Security Service, [386](#)
- sc\_seco\_fuse\_write
  - SECO: Security Service, [399](#)
- sc\_seco\_gen\_key\_blob
  - SECO: Security Service, [393](#)
- sc\_seco\_get\_attest\_pkey
  - SECO: Security Service, [390](#)
- sc\_seco\_get\_attest\_sign
  - SECO: Security Service, [391](#)
- sc\_seco\_get\_event
  - SECO: Security Service, [398](#)
- sc\_seco\_get\_mp\_key
  - SECO: Security Service, [394](#)
- sc\_seco\_get\_mp\_sign
  - SECO: Security Service, [396](#)
- sc\_seco\_image\_load
  - SECO: Security Service, [383](#)
- sc\_seco\_load\_key
  - SECO: Security Service, [393](#)
- sc\_seco\_patch
  - SECO: Security Service, [399](#)
- sc\_seco\_return\_lifecycle
  - SECO: Security Service, [387](#)
- sc\_seco\_sab\_msg
  - SECO: Security Service, [402](#)
- sc\_seco\_secvio\_config
  - SECO: Security Service, [404](#)
- sc\_seco\_secvio\_dgo\_config
  - SECO: Security Service, [404](#)
- sc\_seco\_secvio\_enable
  - SECO: Security Service, [403](#)
- sc\_seco\_set\_fips\_mode
  - SECO: Security Service, [401](#)
- sc\_seco\_set\_mono\_counter\_partition
  - SECO: Security Service, [400](#)
- sc\_seco\_start\_rng
  - SECO: Security Service, [402](#)
- sc\_seco\_update\_mpmr
  - SECO: Security Service, [395](#)
- sc\_timer\_cancel\_rtc\_alarm
  - TIMER: Timer Service, [480](#)
- sc\_timer\_cancel\_sysctr\_alarm
  - TIMER: Timer Service, [482](#)
- sc\_timer\_get\_rtc\_sec1970
  - TIMER: Timer Service, [479](#)
- sc\_timer\_get\_rtc\_time
  - TIMER: Timer Service, [478](#)
- sc\_timer\_get\_wdog\_status
  - TIMER: Timer Service, [475](#)
- sc\_timer\_ping\_wdog
  - TIMER: Timer Service, [475](#)
- sc\_timer\_pt\_get\_wdog\_status
  - TIMER: Timer Service, [476](#)
- sc\_timer\_set\_rtc\_alarm
  - TIMER: Timer Service, [479](#)
- sc\_timer\_set\_rtc\_calb
  - TIMER: Timer Service, [481](#)
- sc\_timer\_set\_rtc\_periodic\_alarm
  - TIMER: Timer Service, [480](#)
- sc\_timer\_set\_rtc\_time
  - TIMER: Timer Service, [477](#)
- sc\_timer\_set\_sysctr\_alarm
  - TIMER: Timer Service, [481](#)
- sc\_timer\_set\_sysctr\_periodic\_alarm
  - TIMER: Timer Service, [482](#)
- sc\_timer\_set\_wdog\_action
  - TIMER: Timer Service, [476](#)
- sc\_timer\_set\_wdog\_pre\_timeout
  - TIMER: Timer Service, [473](#)
- sc\_timer\_set\_wdog\_timeout
  - TIMER: Timer Service, [473](#)
- sc\_timer\_set\_wdog\_window
  - TIMER: Timer Service, [474](#)
- sc\_timer\_start\_wdog
  - TIMER: Timer Service, [474](#)
- sc\_timer\_stop\_wdog
  - TIMER: Timer Service, [475](#)
- sclGlitchFilterWidth\_ns
  - lpi2c\_master\_config\_t, [575](#)
- sdaGlitchFilterWidth\_ns
  - lpi2c\_master\_config\_t, [575](#)
- SECO: Security Controller Driver, [235](#)
  - SECO\_AttachDebug, [252](#)
  - SECO\_Attest, [246](#)
  - SECO\_AttestMode, [245](#)
  - SECO\_AttestVerify, [247](#)
  - SECO\_Authenticate, [244](#)
  - SECO\_CAAM\_Config, [240](#)
  - SECO\_CAAM\_PowerDown, [243](#)
  - SECO\_ChipInfo, [251](#)
  - SECO\_ClearCache, [241](#)
  - SECO\_Commit, [245](#)
  - SECO\_EnableDebug, [252](#)
  - SECO\_EnterLPM, [243](#)
  - SECO\_ErrNumber, [252](#)
  - SECO\_ExitLPM, [243](#)
  - SECO\_ForwardLifecycle, [244](#)
  - SECO\_GenKeyBlob, [247](#)
  - SECO\_GetLifecycle, [244](#)
  - SECO\_GetAttestPublicKey, [246](#)
  - SECO\_GetAttestSign, [246](#)
  - SECO\_GetEvent, [252](#)



- SECO\_GetMPKey, [248](#)
- SECO\_GetMPSign, [249](#)
- SECO\_Image\_Load, [243](#)
- SECO\_Init, [240](#)
- SECO\_KickWdog, [253](#)
- SECO\_LoadKey, [247](#)
- SECO\_ManageSNVS, [256](#)
- SECO\_ManageSNVS\_DGO, [257](#)
- SECO\_MU\_Config, [241](#)
- SECO\_Ping, [253](#)
- SECO\_Power, [242](#)
- SECO\_ReadSNVS, [256](#)
- SECO\_ReturnLifecycle, [245](#)
- SECO\_SABSignedMesg, [254](#)
- SECO\_ScuPatch, [254](#)
- SECO\_SecureWriteFuse, [254](#)
- SECO\_SetFipsMode, [242](#)
- SECO\_SetMonoCounterPartition, [241](#)
- SECO\_StartRNG, [254](#)
- SECO\_UpdateMPMR, [248](#)
- SECO\_V2X\_Forward, [249](#)
- SECO\_V2X\_GetState, [250](#)
- SECO\_V2X\_Hold, [250](#)
- SECO\_V2X\_Ping, [249](#)
- SECO\_V2X\_Provision, [250](#)
- SECO\_Version, [251](#)
- SECO\_WriteFuse, [253](#)
- SECO\_WriteSNVS, [256](#)
- SECO: Security Service, [377](#)
  - sc\_seco\_attest, [390](#)
  - sc\_seco\_attest\_mode, [389](#)
  - sc\_seco\_attest\_verify, [392](#)
  - sc\_seco\_authenticate, [384](#)
  - sc\_seco\_build\_info, [396](#)
  - sc\_seco\_chip\_info, [397](#)
  - sc\_seco\_commit, [387](#)
  - sc\_seco\_enable\_debug, [397](#)
  - sc\_seco\_enh\_authenticate, [385](#)
  - sc\_seco\_forward\_lifecycle, [386](#)
  - sc\_seco\_fuse\_write, [399](#)
  - sc\_seco\_gen\_key\_blob, [393](#)
  - sc\_seco\_get\_attest\_pkey, [390](#)
  - sc\_seco\_get\_attest\_sign, [391](#)
  - sc\_seco\_get\_event, [398](#)
  - sc\_seco\_get\_mp\_key, [394](#)
  - sc\_seco\_get\_mp\_sign, [396](#)
  - sc\_seco\_image\_load, [383](#)
  - sc\_seco\_load\_key, [393](#)
  - sc\_seco\_patch, [399](#)
  - sc\_seco\_return\_lifecycle, [387](#)
  - sc\_seco\_sab\_msg, [402](#)
  - sc\_seco\_secvio\_config, [404](#)
  - sc\_seco\_secvio\_dgo\_config, [404](#)
  - sc\_seco\_secvio\_enable, [403](#)
  - sc\_seco\_set\_fips\_mode, [401](#)
  - sc\_seco\_set\_mono\_counter\_partition, [400](#)
  - sc\_seco\_start\_rng, [402](#)
  - sc\_seco\_update\_mpmr, [395](#)
  - seco\_attest, [410](#)
  - seco\_attest\_mode, [410](#)
  - seco\_attest\_verify, [411](#)
  - seco\_authenticate, [405](#)
  - seco\_build\_info, [409](#)
  - seco\_chip\_info, [409](#)
  - seco\_commit, [411](#)
  - seco\_enable\_debug, [408](#)
  - seco\_enh\_authenticate, [406](#)
  - seco\_forward\_lifecycle, [409](#)
  - seco\_fuse\_write, [407](#)
  - seco\_gen\_key\_blob, [406](#)
  - seco\_get\_attest\_pkey, [411](#)
  - seco\_get\_attest\_sign, [411](#)
  - seco\_get\_event, [410](#)
  - seco\_get\_mp\_key, [412](#)
  - seco\_get\_mp\_sign, [412](#)
  - seco\_image\_load, [405](#)
  - seco\_load\_key, [406](#)
  - seco\_patch, [407](#)
  - seco\_return\_lifecycle, [409](#)
  - seco\_sab\_msg, [413](#)
  - seco\_secvio\_config, [413](#)
  - seco\_secvio\_dgo\_config, [414](#)
  - seco\_secvio\_enable, [413](#)
  - seco\_set\_fips\_mode, [408](#)
  - seco\_set\_mono\_counter\_partition, [407](#)
  - seco\_start\_rng, [408](#)
  - seco\_update\_mpmr, [412](#)
- SECO\_AttachDebug
  - SECO: Security Controller Driver, [252](#)
- SECO\_Attest
  - SECO: Security Controller Driver, [246](#)
- seco\_attest
  - SECO: Security Service, [410](#)
- seco\_attest\_mode
  - SECO: Security Service, [410](#)
- seco\_attest\_verify
  - SECO: Security Service, [411](#)
- SECO\_AttestMode
  - SECO: Security Controller Driver, [245](#)
- SECO\_AttestVerify
  - SECO: Security Controller Driver, [247](#)
- SECO\_Authenticate
  - SECO: Security Controller Driver, [244](#)
- seco\_authenticate
  - SECO: Security Service, [405](#)
- seco\_build\_info
  - SECO: Security Service, [409](#)
- SECO\_CAAM\_Config

SECO: Security Controller Driver, [240](#)  
SECO\_CAAM\_PowerDown  
SECO: Security Controller Driver, [243](#)  
seco\_chip\_info  
SECO: Security Service, [409](#)  
SECO\_ChipInfo  
SECO: Security Controller Driver, [251](#)  
SECO\_ClearCache  
SECO: Security Controller Driver, [241](#)  
SECO\_Commit  
SECO: Security Controller Driver, [245](#)  
seco\_commit  
SECO: Security Service, [411](#)  
seco\_enable\_debug  
SECO: Security Service, [408](#)  
SECO\_EnableDebug  
SECO: Security Controller Driver, [252](#)  
seco\_enh\_authenticate  
SECO: Security Service, [406](#)  
SECO\_EnterLPM  
SECO: Security Controller Driver, [243](#)  
SECO\_ErrNumber  
SECO: Security Controller Driver, [252](#)  
SECO\_ExitLPM  
SECO: Security Controller Driver, [243](#)  
seco\_forward\_lifecycle  
SECO: Security Service, [409](#)  
SECO\_ForwardLifecycle  
SECO: Security Controller Driver, [244](#)  
seco\_fuse\_write  
SECO: Security Service, [407](#)  
seco\_gen\_key\_blob  
SECO: Security Service, [406](#)  
SECO\_GenKeyBlob  
SECO: Security Controller Driver, [247](#)  
seco\_get\_attest\_pkey  
SECO: Security Service, [411](#)  
seco\_get\_attest\_sign  
SECO: Security Service, [411](#)  
seco\_get\_event  
SECO: Security Service, [410](#)  
SECO\_Get\_Lifecycle  
SECO: Security Controller Driver, [244](#)  
seco\_get\_mp\_key  
SECO: Security Service, [412](#)  
seco\_get\_mp\_sign  
SECO: Security Service, [412](#)  
SECO\_GetAttestPublicKey  
SECO: Security Controller Driver, [246](#)  
SECO\_GetAttestSign  
SECO: Security Controller Driver, [246](#)  
SECO\_GetEvent  
SECO: Security Controller Driver, [252](#)  
SECO\_GetMPKey

SECO: Security Controller Driver, [248](#)  
SECO\_GetMPSign  
SECO: Security Controller Driver, [249](#)  
SECO\_Image\_Load  
SECO: Security Controller Driver, [243](#)  
seco\_image\_load  
SECO: Security Service, [405](#)  
SECO\_Init  
SECO: Security Controller Driver, [240](#)  
SECO\_KickWdog  
SECO: Security Controller Driver, [253](#)  
seco\_load\_key  
SECO: Security Service, [406](#)  
SECO\_LoadKey  
SECO: Security Controller Driver, [247](#)  
SECO\_ManageSNVS  
SECO: Security Controller Driver, [256](#)  
SECO\_ManageSNVS\_DGO  
SECO: Security Controller Driver, [257](#)  
SECO\_MU\_Config  
SECO: Security Controller Driver, [241](#)  
seco\_patch  
SECO: Security Service, [407](#)  
SECO\_Ping  
SECO: Security Controller Driver, [253](#)  
SECO\_Power  
SECO: Security Controller Driver, [242](#)  
SECO\_ReadSNVS  
SECO: Security Controller Driver, [256](#)  
seco\_return\_lifecycle  
SECO: Security Service, [409](#)  
SECO\_ReturnLifecycle  
SECO: Security Controller Driver, [245](#)  
seco\_sab\_msg  
SECO: Security Service, [413](#)  
SECO\_SABSignedMesg  
SECO: Security Controller Driver, [254](#)  
SECO\_ScuPatch  
SECO: Security Controller Driver, [254](#)  
SECO\_SecureWriteFuse  
SECO: Security Controller Driver, [254](#)  
seco\_secvio\_config  
SECO: Security Service, [413](#)  
seco\_secvio\_dgo\_config  
SECO: Security Service, [414](#)  
seco\_secvio\_enable  
SECO: Security Service, [413](#)  
seco\_set\_fips\_mode  
SECO: Security Service, [408](#)  
seco\_set\_mono\_counter\_partition  
SECO: Security Service, [407](#)  
SECO\_SetFipsMode  
SECO: Security Controller Driver, [242](#)  
SECO\_SetMonoCounterPartition

- SECO: Security Controller Driver, [241](#)
- sco\_start\_rng
  - SECO: Security Service, [408](#)
- SECO\_StartRNG
  - SECO: Security Controller Driver, [254](#)
- sco\_update\_mpmr
  - SECO: Security Service, [412](#)
- SECO\_UpdateMPMR
  - SECO: Security Controller Driver, [248](#)
- SECO\_V2X\_Forward
  - SECO: Security Controller Driver, [249](#)
- SECO\_V2X\_GetState
  - SECO: Security Controller Driver, [250](#)
- SECO\_V2X\_Hold
  - SECO: Security Controller Driver, [250](#)
- SECO\_V2X\_Ping
  - SECO: Security Controller Driver, [249](#)
- SECO\_V2X\_Provision
  - SECO: Security Controller Driver, [250](#)
- SECO\_Version
  - SECO: Security Controller Driver, [251](#)
- SECO\_WriteFuse
  - SECO: Security Controller Driver, [253](#)
- SECO\_WriteSNVS
  - SECO: Security Controller Driver, [256](#)
- SNVS: Secure Non-Volatile Storage Driver, [258](#)
  - SNVS\_ButtonTime, [265](#)
  - SNVS\_ClearButtonIRQ, [266](#)
  - SNVS\_ConfigButton, [265](#)
  - SNVS\_EnterLPM, [266](#)
  - SNVS\_ExitLPM, [267](#)
  - SNVS\_GetButtonStatus, [266](#)
  - SNVS\_GetRtc, [264](#)
  - SNVS\_GetRtcAlarm, [265](#)
  - SNVS\_GetSecureRtc, [262](#)
  - SNVS\_GetSecureRtcAlarm, [263](#)
  - SNVS\_GetSecureRtcCalb, [263](#)
  - SNVS\_GetState, [267](#)
  - SNVS\_IncTime, [269](#)
  - SNVS\_Init, [261](#)
  - SNVS\_PowerOff, [261](#)
  - SNVS\_PowerOff\_IRQHandler, [268](#)
  - SNVS\_ReadGP, [268](#)
  - SNVS\_SecurityViolation\_Enable, [267](#)
  - SNVS\_SecurityViolation\_IRQHandler, [267](#)
  - SNVS\_SecVio, [268](#)
  - SNVS\_SecVioDgo, [269](#)
  - SNVS\_SetRtc, [263](#)
  - SNVS\_SetRtcAlarm, [264](#)
  - SNVS\_SetRtcCalb, [264](#)
  - SNVS\_SetSecureRtc, [262](#)
  - SNVS\_SetSecureRtcAlarm, [263](#)
  - SNVS\_SetSecureRtcCalb, [262](#)
  - SNVS\_WriteGP, [268](#)
- SNVS\_ButtonTime
  - SNVS: Secure Non-Volatile Storage Driver, [265](#)
- SNVS\_ClearButtonIRQ
  - SNVS: Secure Non-Volatile Storage Driver, [266](#)
- SNVS\_ConfigButton
  - SNVS: Secure Non-Volatile Storage Driver, [265](#)
- SNVS\_EnterLPM
  - SNVS: Secure Non-Volatile Storage Driver, [266](#)
- SNVS\_ExitLPM
  - SNVS: Secure Non-Volatile Storage Driver, [267](#)
- SNVS\_GetButtonStatus
  - SNVS: Secure Non-Volatile Storage Driver, [266](#)
- SNVS\_GetRtc
  - SNVS: Secure Non-Volatile Storage Driver, [264](#)
- SNVS\_GetRtcAlarm
  - SNVS: Secure Non-Volatile Storage Driver, [265](#)
- SNVS\_GetSecureRtc
  - SNVS: Secure Non-Volatile Storage Driver, [262](#)
- SNVS\_GetSecureRtcAlarm
  - SNVS: Secure Non-Volatile Storage Driver, [263](#)
- SNVS\_GetSecureRtcCalb
  - SNVS: Secure Non-Volatile Storage Driver, [263](#)
- SNVS\_GetState
  - SNVS: Secure Non-Volatile Storage Driver, [267](#)
- SNVS\_IncTime
  - SNVS: Secure Non-Volatile Storage Driver, [269](#)
- SNVS\_Init
  - SNVS: Secure Non-Volatile Storage Driver, [261](#)
- SNVS\_PowerOff
  - SNVS: Secure Non-Volatile Storage Driver, [261](#)
- SNVS\_PowerOff\_IRQHandler
  - SNVS: Secure Non-Volatile Storage Driver, [268](#)
- SNVS\_ReadGP
  - SNVS: Secure Non-Volatile Storage Driver, [268](#)
- SNVS\_SecurityViolation\_Enable
  - SNVS: Secure Non-Volatile Storage Driver, [267](#)
- SNVS\_SecurityViolation\_IRQHandler
  - SNVS: Secure Non-Volatile Storage Driver, [267](#)
- SNVS\_SecVio
  - SNVS: Secure Non-Volatile Storage Driver, [268](#)
- SNVS\_SecVioDgo
  - SNVS: Secure Non-Volatile Storage Driver, [269](#)
- SNVS\_SetRtc
  - SNVS: Secure Non-Volatile Storage Driver, [263](#)
- SNVS\_SetRtcAlarm
  - SNVS: Secure Non-Volatile Storage Driver, [264](#)
- SNVS\_SetRtcCalb
  - SNVS: Secure Non-Volatile Storage Driver, [264](#)
- SNVS\_SetSecureRtc
  - SNVS: Secure Non-Volatile Storage Driver, [262](#)
- SNVS\_SetSecureRtcAlarm
  - SNVS: Secure Non-Volatile Storage Driver, [263](#)
- SNVS\_SetSecureRtcCalb
  - SNVS: Secure Non-Volatile Storage Driver, [262](#)

## SNVS\_WriteGP

SNVS: Secure Non-Volatile Storage Driver, [268](#)

SOC: SoC Interface, [517](#)

[soc\\_anamix\\_test\\_out, 539](#)  
[soc\\_bias\\_enabled, 536](#)  
[soc\\_config\\_sc, 526](#)  
[soc\\_ddr\\_config\\_retention, 537](#)  
[soc\\_ddr\\_dqs2dq\\_config, 538](#)  
[soc\\_ddr\\_dqs2dq\\_sync, 538](#)  
[soc\\_dpll\\_dco\\_pc, 534](#)  
[soc\\_dsc\\_ai\\_dump, 539](#)  
[soc\\_dsc\\_ai\\_dumpmodule, 539](#)  
[soc\\_dsc\\_clock\\_info, 531](#)  
[soc\\_dsc\\_powerdown\\_anamix, 533](#)  
[soc\\_dsc\\_powerdown\\_phymix, 533](#)  
[soc\\_dsc\\_powerup\\_anamix, 533](#)  
[soc\\_dsc\\_powerup\\_phymix, 533](#)  
[soc\\_enet\\_get\\_freq\\_limit, 528](#)  
[soc\\_get\\_avpll\\_ssc\\_n, 532](#)  
[soc\\_get\\_clock\\_div, 531](#)  
[soc\\_get\\_max\\_freq, 528](#)  
[soc\\_get\\_temp\\_ofs, 527](#)  
[soc\\_get\\_temp\\_trim, 527](#)  
[soc\\_gpu\\_freq\\_hw\\_limited, 532](#)  
[soc\\_hmp, 539](#)  
[soc\\_init, 525](#)  
[soc\\_init\\_common, 525](#)  
[soc\\_init\\_ddr, 537](#)  
[soc\\_mem\\_pwr\\_plane, 530](#)  
[soc\\_mem\\_type, 530](#)  
[soc\\_pd\\_retention, 529](#)  
[soc\\_pd\\_switchable, 528](#)  
[soc\\_rompatch\\_checksum, 532](#)  
[soc\\_rsrc\\_avail, 526](#)  
[soc\\_set\\_bias, 534](#)  
[soc\\_set\\_freq\\_voltage, 535](#)  
[soc\\_set\\_reset\\_info, 526](#)  
[soc\\_setup\\_hsio\\_repeater, 534](#)  
[soc\\_slice\\_is\\_dsc, 531](#)  
[soc\\_ss\\_ai\\_type, 529](#)  
[soc\\_ss\\_has\\_bias, 529](#)  
[soc\\_ss\\_has\\_vd\\_detect, 536](#)  
[soc\\_ss\\_notavail, 526](#)  
[soc\\_temp\\_sensor\\_tick, 538](#)  
[soc\\_trans\\_bandgap, 537](#)  
[soc\\_trans\\_pd, 535](#)  
[STC\\_QOS\\_PANIC, 524](#)  
[STC\\_RCAT\\_GETHPR, 523](#)  
[STC\\_RCAT\\_SETCAT, 523](#)  
[STC\\_RCAT\\_SETHPR, 524](#)  
[STC\\_RCAT\\_SETSTARTSTOPTDM, 523](#)  
[STC\\_UD\\_DIS, 525](#)  
[STC\\_UD\\_THRESHOLD1, 524](#)  
[STC\\_UD\\_THRESHOLD2, 524](#)

## soc\_anamix\_test\_out

SOC: SoC Interface, [539](#)

## soc\_bias\_enabled

SOC: SoC Interface, [536](#)

soc\_cluster\_state\_t, [583](#)

## soc\_config\_sc

SOC: SoC Interface, [526](#)

soc\_cpu\_state\_t, [583](#)

## soc\_ddr\_config\_retention

SOC: SoC Interface, [537](#)

## soc\_ddr\_dqs2dq\_config

SOC: SoC Interface, [538](#)

## soc\_ddr\_dqs2dq\_sync

SOC: SoC Interface, [538](#)

soc\_ddr\_ret\_info\_t, [584](#)soc\_ddr\_ret\_region\_t, [584](#)

## soc\_dpll\_dco\_pc

SOC: SoC Interface, [534](#)

soc\_dqs2dq\_sync\_info\_t, [585](#)

## soc\_dsc\_ai\_dump

SOC: SoC Interface, [539](#)

## soc\_dsc\_ai\_dumpmodule

SOC: SoC Interface, [539](#)

## soc\_dsc\_clock\_info

SOC: SoC Interface, [531](#)

## soc\_dsc\_powerdown\_anamix

SOC: SoC Interface, [533](#)

## soc\_dsc\_powerdown\_phymix

SOC: SoC Interface, [533](#)

## soc\_dsc\_powerup\_anamix

SOC: SoC Interface, [533](#)

## soc\_dsc\_powerup\_phymix

SOC: SoC Interface, [533](#)

## soc\_enet\_get\_freq\_limit

SOC: SoC Interface, [528](#)

soc\_freq\_volt\_tbl\_t, [585](#)soc\_fspi\_ret\_info\_t, [585](#)

## soc\_get\_avpll\_ssc\_n

SOC: SoC Interface, [532](#)

## soc\_get\_clock\_div

SOC: SoC Interface, [531](#)

## soc\_get\_max\_freq

SOC: SoC Interface, [528](#)

## soc\_get\_temp\_ofs

SOC: SoC Interface, [527](#)

## soc\_get\_temp\_trim

SOC: SoC Interface, [527](#)

soc\_gpu\_clks\_opp\_t, [586](#)

## soc\_gpu\_freq\_hw\_limited

SOC: SoC Interface, [532](#)

## soc\_hmp

SOC: SoC Interface, [539](#)

soc\_hmp\_node\_t, [586](#)soc\_hmp\_t, [586](#)

- soc\_init
  - SOC: SoC Interface, [525](#)
- soc\_init\_common
  - SOC: SoC Interface, [525](#)
- soc\_init\_ddr
  - SOC: SoC Interface, [537](#)
- soc\_m4\_state\_t, [587](#)
- soc\_mem\_pwr\_plane
  - SOC: SoC Interface, [530](#)
- soc\_mem\_type
  - SOC: SoC Interface, [530](#)
- soc\_msi\_ring\_usecount\_t, [587](#)
- soc\_multicluster\_state\_t, [588](#)
- soc\_patch\_area\_list\_t, [588](#)
- soc\_pd\_retention
  - SOC: SoC Interface, [529](#)
- soc\_pd\_switchable
  - SOC: SoC Interface, [528](#)
- soc\_rompatch\_checksum
  - SOC: SoC Interface, [532](#)
- soc\_rsrc\_avail
  - SOC: SoC Interface, [526](#)
- soc\_set\_bias
  - SOC: SoC Interface, [534](#)
- soc\_set\_freq\_voltage
  - SOC: SoC Interface, [535](#)
- soc\_set\_reset\_info
  - SOC: SoC Interface, [526](#)
- soc\_setup\_hsio\_repeater
  - SOC: SoC Interface, [534](#)
- soc\_slice\_is\_dsc
  - SOC: SoC Interface, [531](#)
- soc\_ss\_ai\_type
  - SOC: SoC Interface, [529](#)
- soc\_ss\_has\_bias
  - SOC: SoC Interface, [529](#)
- soc\_ss\_has\_vd\_detect
  - SOC: SoC Interface, [536](#)
- soc\_ss\_notavail
  - SOC: SoC Interface, [526](#)
- soc\_sys\_if\_node\_t, [588](#)
- soc\_sys\_if\_req\_t, [589](#)
- soc\_temp\_sensor\_tick
  - SOC: SoC Interface, [538](#)
- soc\_trans\_bandgap
  - SOC: SoC Interface, [537](#)
- soc\_trans\_pd
  - SOC: SoC Interface, [535](#)
- ss\_adb\_enable
  - INF: Subsystem Interface, [564](#)
- ss\_adb\_wait
  - INF: Subsystem Interface, [565](#)
- ss\_base\_data\_t, [589](#)
- ss\_base\_info\_t, [590](#)
- mu\_irq, [592](#)
- ss\_clk\_data\_t, [592](#)
- ss\_clock\_enable
  - INF: Subsystem Interface, [552](#)
- ss\_cpu\_start
  - INF: Subsystem Interface, [555](#)
- ss\_ctrl\_info\_t, [592](#)
- ss\_do\_mem\_repair
  - INF: Subsystem Interface, [560](#)
- ss\_force\_clock\_enable
  - INF: Subsystem Interface, [553](#)
- ss\_get\_clock\_parent
  - INF: Subsystem Interface, [554](#)
- ss\_get\_clock\_rate
  - INF: Subsystem Interface, [552](#)
- ss\_get\_control
  - INF: Subsystem Interface, [558](#)
- ss\_get\_resource
  - INF: Subsystem Interface, [566](#)
- ss\_init
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_AI\_RO
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_AI\_RW
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_BRD\_CTRL
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_CSR
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_CSR2
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_CSR3
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_GPR\_CTRL
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_GPR\_STAT
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_RST\_CTRL
  - INF: Subsystem Interface, [549](#)
- SS\_IO\_SW\_CTRL
  - INF: Subsystem Interface, [549](#)
- ss\_io\_type\_t
  - INF: Subsystem Interface, [548](#)
- ss\_irq\_enable
  - INF: Subsystem Interface, [558](#)
- ss\_irq\_status
  - INF: Subsystem Interface, [559](#)
- ss\_irq\_trigger
  - INF: Subsystem Interface, [559](#)
- ss\_is\_rsrc\_accessible
  - INF: Subsystem Interface, [554](#)
- ss\_iso\_disable
  - INF: Subsystem Interface, [562](#)
- ss\_link\_enable

- INF: Subsystem Interface, [563](#)
- ss\_mdac\_info\_t, [593](#)
- ss\_mrc\_info\_t, [593](#)
- ss\_msc\_info\_t, [594](#)
- ss\_mu\_irq
  - INF: Subsystem Interface, [555](#)
- ss\_overlap
  - INF: Subsystem Interface, [566](#)
- ss\_pd\_info\_t, [594](#)
- SS\_POSTAMBLE
  - INF: Subsystem Interface, [548](#)
- SS\_PREAMBLE
  - INF: Subsystem Interface, [548](#)
- ss\_prepost\_clock\_mode
  - INF: Subsystem Interface, [565](#)
- ss\_prepost\_power\_mode
  - INF: Subsystem Interface, [562](#)
- ss\_prepost\_t
  - INF: Subsystem Interface, [548](#)
- ss\_rdc\_enable
  - INF: Subsystem Interface, [556](#)
- ss\_rdc\_is\_did\_vld
  - INF: Subsystem Interface, [565](#)
- ss\_rdc\_set\_master
  - INF: Subsystem Interface, [556](#)
- ss\_rdc\_set\_memory
  - INF: Subsystem Interface, [557](#)
- ss\_rdc\_set\_peripheral
  - INF: Subsystem Interface, [556](#)
- ss\_req\_sys\_if\_power\_mode
  - INF: Subsystem Interface, [551](#)
- ss\_rsrc\_info\_t, [594](#)
- ss\_rsrc\_reset
  - INF: Subsystem Interface, [550](#)
- ss\_set\_clock\_parent
  - INF: Subsystem Interface, [553](#)
- ss\_set\_clock\_rate
  - INF: Subsystem Interface, [551](#)
- ss\_set\_control
  - INF: Subsystem Interface, [557](#)
- ss\_set\_cpu\_power\_mode
  - INF: Subsystem Interface, [550](#)
- ss\_set\_cpu\_resume
  - INF: Subsystem Interface, [550](#)
- ss\_ssi\_bhole\_mode
  - INF: Subsystem Interface, [563](#)
- ss\_ssi\_pause\_mode
  - INF: Subsystem Interface, [564](#)
- ss\_ssi\_power
  - INF: Subsystem Interface, [563](#)
- ss\_ssi\_wait\_idle
  - INF: Subsystem Interface, [564](#)
- ss\_temp\_sensor
  - INF: Subsystem Interface, [567](#)
- ss\_trans\_power\_mode
  - INF: Subsystem Interface, [549](#)
- ss\_updown
  - INF: Subsystem Interface, [560](#)
- ss\_xexp\_info\_t, [595](#)
- STC\_QOS\_PANIC
  - SOC: SoC Interface, [524](#)
- STC\_RCAT\_GETHPR
  - SOC: SoC Interface, [523](#)
- STC\_RCAT\_SETCAT
  - SOC: SoC Interface, [523](#)
- STC\_RCAT\_SETHPR
  - SOC: SoC Interface, [524](#)
- STC\_RCAT\_SETSTARTSTOPTDM
  - SOC: SoC Interface, [523](#)
- STC\_UD\_DIS
  - SOC: SoC Interface, [525](#)
- STC\_UD\_THRESHOLD1
  - SOC: SoC Interface, [524](#)
- STC\_UD\_THRESHOLD2
  - SOC: SoC Interface, [524](#)
- subaddress
  - lpi2c\_master\_transfer\_t, [577](#)
- subaddressSize
  - lpi2c\_master\_transfer\_t, [577](#)
- sw\_mode\_t
  - PF8100: PF8100 Power Management IC Driver, [215](#)
- sw\_pmic\_mode\_t
  - PF100: PF100 Power Management IC Driver, [208](#)
- sw\_vmode\_reg\_t
  - PF100: PF100 Power Management IC Driver, [208](#)
- test\_ap
  - BRD: Board Interface, [514](#)
- test\_drv
  - BRD: Board Interface, [514](#)
- test\_sc
  - BRD: Board Interface, [514](#)
- TIMER: Timer Service, [470](#)
  - sc\_timer\_cancel\_rtc\_alarm, [480](#)
  - sc\_timer\_cancel\_sysctr\_alarm, [482](#)
  - sc\_timer\_get\_rtc\_sec1970, [479](#)
  - sc\_timer\_get\_rtc\_time, [478](#)
  - sc\_timer\_get\_wdog\_status, [475](#)
  - sc\_timer\_ping\_wdog, [475](#)
  - sc\_timer\_pt\_get\_wdog\_status, [476](#)
  - sc\_timer\_set\_rtc\_alarm, [479](#)
  - sc\_timer\_set\_rtc\_calb, [481](#)
  - sc\_timer\_set\_rtc\_periodic\_alarm, [480](#)
  - sc\_timer\_set\_rtc\_time, [477](#)
  - sc\_timer\_set\_sysctr\_alarm, [481](#)
  - sc\_timer\_set\_sysctr\_periodic\_alarm, [482](#)
  - sc\_timer\_set\_wdog\_action, [476](#)
  - sc\_timer\_set\_wdog\_pre\_timeout, [473](#)



- sc\_timer\_set\_wdog\_timeout, [473](#)
- sc\_timer\_set\_wdog\_window, [474](#)
- sc\_timer\_start\_wdog, [474](#)
- sc\_timer\_stop\_wdog, [475](#)
- timer\_cancel\_rtc\_alarm, [488](#)
- timer\_get\_rtc\_sec1970, [489](#)
- timer\_get\_rtc\_time, [487](#)
- timer\_get\_wdog\_status, [485](#)
- timer\_halt\_wdog, [485](#)
- timer\_init, [483](#)
- timer\_init\_part, [483](#)
- timer\_ping\_wdog, [485](#)
- timer\_pt\_get\_wdog\_status, [486](#)
- timer\_query\_rtc\_alarm, [488](#)
- timer\_restore\_rtc\_alarm, [489](#)
- timer\_set\_rtc\_alarm, [487](#)
- timer\_set\_rtc\_calb, [489](#)
- timer\_set\_rtc\_periodic\_alarm, [488](#)
- timer\_set\_rtc\_time, [487](#)
- timer\_set\_wdog\_action, [486](#)
- timer\_set\_wdog\_pre\_timeout, [484](#)
- timer\_set\_wdog\_timeout, [483](#)
- timer\_set\_wdog\_window, [484](#)
- timer\_start\_wdog, [484](#)
- timer\_stop\_wdog, [484](#)
- timer\_take\_wdog\_action, [486](#)
- timer\_cancel\_rtc\_alarm
  - TIMER: Timer Service, [488](#)
- timer\_get\_rtc\_sec1970
  - TIMER: Timer Service, [489](#)
- timer\_get\_rtc\_time
  - TIMER: Timer Service, [487](#)
- timer\_get\_wdog\_status
  - TIMER: Timer Service, [485](#)
- timer\_halt\_wdog
  - TIMER: Timer Service, [485](#)
- timer\_init
  - TIMER: Timer Service, [483](#)
- timer\_init\_part
  - TIMER: Timer Service, [483](#)
- timer\_ping\_wdog
  - TIMER: Timer Service, [485](#)
- timer\_pt\_get\_wdog\_status
  - TIMER: Timer Service, [486](#)
- timer\_query\_rtc\_alarm
  - TIMER: Timer Service, [488](#)
- timer\_restore\_rtc\_alarm
  - TIMER: Timer Service, [489](#)
- timer\_set\_rtc\_alarm
  - TIMER: Timer Service, [487](#)
- timer\_set\_rtc\_calb
  - TIMER: Timer Service, [489](#)
- timer\_set\_rtc\_periodic\_alarm
  - TIMER: Timer Service, [488](#)
- timer\_set\_rtc\_time
  - TIMER: Timer Service, [487](#)
- timer\_set\_wdog\_action
  - TIMER: Timer Service, [486](#)
- timer\_set\_wdog\_pre\_timeout
  - TIMER: Timer Service, [484](#)
- timer\_set\_wdog\_timeout
  - TIMER: Timer Service, [483](#)
- timer\_set\_wdog\_window
  - TIMER: Timer Service, [484](#)
- timer\_start\_wdog
  - TIMER: Timer Service, [484](#)
- timer\_stop\_wdog
  - TIMER: Timer Service, [484](#)
- timer\_take\_wdog\_action
  - TIMER: Timer Service, [486](#)
- TNFO
  - INF: Subsystem Interface, [547](#)
- types.h
  - SC\_P\_ALL, [655](#)
  - sc\_pad\_t, [656](#)
  - SC\_R\_NONE, [655](#)
  - sc\_rsrc\_t, [656](#)
- vgen\_pmic\_mode\_t
  - PF100: PF100 Power Management IC Driver, [208](#)
- vmode\_reg\_t
  - PF8100: PF8100 Power Management IC Driver, [216](#)
- WDOG32: 32-bit Watchdog Timer, [271](#)
  - \_wdog32\_interrupt\_enable\_t, [274](#)
  - \_wdog32\_status\_flags\_t, [274](#)
  - AT\_QUICKACCESS\_SECTION\_CODE, [275](#), [278](#)
  - kWDOG32\_ClockPrescalerDivide1, [273](#)
  - kWDOG32\_ClockPrescalerDivide256, [273](#)
  - kWDOG32\_ClockSource0, [273](#)
  - kWDOG32\_ClockSource1, [273](#)
  - kWDOG32\_ClockSource2, [273](#)
  - kWDOG32\_ClockSource3, [273](#)
  - kWDOG32\_HighByteTest, [274](#)
  - kWDOG32\_InterruptEnable, [274](#)
  - kWDOG32\_InterruptFlag, [274](#)
  - kWDOG32\_LowByteTest, [274](#)
  - kWDOG32\_RunningFlag, [274](#)
  - kWDOG32\_TestModeDisabled, [274](#)
  - kWDOG32\_UserModeEnabled, [274](#)
  - wdog32\_clock\_prescaler\_t, [273](#)
  - wdog32\_clock\_source\_t, [273](#)
  - WDOG32\_Deinit, [275](#)
  - WDOG32\_Disable, [276](#)
  - WDOG32\_DisableInterrupts, [277](#)
  - WDOG32\_Enable, [276](#)
  - WDOG32\_EnableInterrupts, [276](#)
  - WDOG32\_GetCounterValue, [280](#)
  - WDOG32\_GetDefaultConfig, [274](#)

- WDOG32\_GetStatusFlags, [277](#)
- WDOG32\_Refresh, [280](#)
- WDOG32\_SetTimeoutValue, [278](#)
- WDOG32\_SetWindowValue, [279](#)
- wdog32\_test\_mode\_t, [273](#)
- WDOG32\_Unlock, [279](#)
- wdog32\_clock\_prescaler\_t
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- wdog32\_clock\_source\_t
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- wdog32\_config\_t, [595](#)
- WDOG32\_Deinit
  - WDOG32: 32-bit Watchdog Timer, [275](#)
- WDOG32\_Disable
  - WDOG32: 32-bit Watchdog Timer, [276](#)
- WDOG32\_DisableInterrupts
  - WDOG32: 32-bit Watchdog Timer, [277](#)
- WDOG32\_Enable
  - WDOG32: 32-bit Watchdog Timer, [276](#)
- WDOG32\_EnableInterrupts
  - WDOG32: 32-bit Watchdog Timer, [276](#)
- WDOG32\_GetCounterValue
  - WDOG32: 32-bit Watchdog Timer, [280](#)
- WDOG32\_GetDefaultConfig
  - WDOG32: 32-bit Watchdog Timer, [274](#)
- WDOG32\_GetStatusFlags
  - WDOG32: 32-bit Watchdog Timer, [277](#)
- WDOG32\_Refresh
  - WDOG32: 32-bit Watchdog Timer, [280](#)
- WDOG32\_SetTimeoutValue
  - WDOG32: 32-bit Watchdog Timer, [278](#)
- WDOG32\_SetWindowValue
  - WDOG32: 32-bit Watchdog Timer, [279](#)
- wdog32\_test\_mode\_t
  - WDOG32: 32-bit Watchdog Timer, [273](#)
- WDOG32\_Unlock
  - WDOG32: 32-bit Watchdog Timer, [279](#)
- wdog32\_work\_mode\_t, [596](#)
- XNFO
  - INF: Subsystem Interface, [547](#)