

## دانشكده مهندسي كامپيوتر

## بسمه تعالی آزمایشگاه معماری کامپیوتر نیمسال اول ۹۹–۰۰ آزمایش ۹



دانشگاه صنعتی امیرکبیر

## مدرس: فاطمه خجسته دانا

		Instruction	Semantics
*	brz	brz register,target	Branch on register zero
*	brnz	brnz register,target	Branch on register not zero
	add	add dest,src1,src2	Adds the two values at src1 and src2 and stores the result in dest
	Sub	Sub dest,src1,src2	Subtracts the two value src1 from the src2 (src1 – src2) and stores the result in dest
	load	load Rd,addr	Loads the Rd register with the value at address addr
	store	store addr,Rs	Stores the value in Rs register at address addr
*	Ror	Ror Rdest,Rsrc,Src2	Rotates contents of Rsrc right by Src2 bit positions and stores the result in Rdest.
*	Rol	Rol Rdest,Rsrc,Src2	Rotates contents of Rsrc left by Src2 bit positions and stores the result in Rdest.
	And	And Rdest,Rsrc1,Rsrc2	Bitwise AND of Rsrc1 and Rsrc2 is stored in Rdest.
	Xor	Xor Rdest,Rsrc1,Rsrc2	Bitwise XOR of Rsrc1 and Rsrc2 is stored in Rdest.
	Or	Or Rdest,Rsrc1,Rsrc2	Bitwise OR of Rsrc1 and Rsrc2 is stored in Rdest.
	Not	Not Rdest,Rsrc	Bitwise NOT of Rsrc is stored in Rdest.
*	show	Show reg	Show reg register content
*	halt	Hlt	Stops instruction execution and places the processor in a HALT state
*	shl	shl Rdest,Rsrc1,count	Shift the contents of register Rsrc1 left by count bit positions and places the result in Rdest. Shifted-out bits are filled with zeros.
*	shr	Shr Rdest,Rsrc1,count	Shift the contents of register Rsrc1 right by count bit positions and place the result in Rdest. Shiftedout bits are filled with zeros.



دانشکده مهندسی کامپیوتر

بسمه تعالی آزمایشگاه معماری کامپیوتر نیمسال اول ۹۹-۰۰ آزمایش ۹



دانشگاه صنعتی امیرکبیر

مدرس: فاطمه خجسته دانا