

CprE 381: Computer Organization and Assembly Level Programming

Lab Week 1 VHDL

Henry Duwe
Electrical and Computer Engineering
Iowa State University

VHDL Notes in 381


- **VHDL: Very High Speed Integrated Circuit Hardware Description Language**
- I will provide a little bit of VHDL instruction just-in-time
- I will focus on the minimum VHDL to complete 381
 - This is not intended to teach you how to be a VHDL expert
- Take the notes as exposure to new concepts/techniques
 - The notes will only cover the essential of each concept
 - Search Internet or get a good VHDL book, for the complete description and details
 - The “Free Range VHDL” is a good starting point but may not be sufficient

Describing Hardware

- Entity declaration (i.e., a module's “symbol”):

```
entity my_circuit is  
    port(i1, i2, i3, i4 : in std_logic;  
         o : out std_logic);  
end my_circuit;
```

- Three ways to model:
 - Structural
 - Dataflow
 - Behavioral



Structure, Dataflow, and Behavior

```
architecture mixed of my_circuit is
    signal wire1, wire2 : std_logic;
    component nand2 is
        port(A : in std_logic;
             B : in std_logic;
             O : out std_logic);
    end component;
begin
    nand_gate1 : nand2
        port map( A => i1,
                  B => i2,
                  O => wire1);
    -- this is a comment line
    -- the following works, but is harder to read
    -- port map (i1, i2, wire1);
    nand_gate2 : block
    begin
        wire2 <= i3 nand i4;
    end block;
    nand_data3 : process (wire1, wire2)
    begin
        if (wire1 = '1') and (wire2 = '1') then
            o <= '0';
        else
            o <= '1';
        end if;
    end process;
end
```

Structure, Data Flow, and Behavior

- The previous example mixes three modeling styles: structure, data flow, and behavior
- It uses three VHDL programming constructs (complex statements), each for a NAND gate
 - Component/entity instantiation
 - Concurrent signal assignment
 - Process statement
- The logic circuits can be the same – Different modeling styles may or may not lead to the same circuit

Multibit BUS? Bit slicing?

- Declare a multibit bus:

```
signal s_BIG_BUS: std_logic_vector(31 downto 0); --  
32-bit bus
```

```
signal s_small_BUS: std_logic_vector(2 downto 0); --  
How many bits?
```

- Use some part of the bus:

```
s_small_bus <= s_BiG_BuS(4 downto 2); -- VHDL case  
insensitive
```

Test Bench

- Test bench provides stimulus to the device (module) under test (DUT)
- Its entity statement is usually empty

```
entity tb_one_complement is  
end tb_one_complement;
```

Test Bench

```
architecture behavior of
tb_one_complement is
    -- components, signals, component
    instances
        component one_complement is
            port(A : in std_logic_vector(31
downto 0);
                0 : out std_logic_vector(31
downto 0));
        end component;
        signal s_A, s_0 : std_logic_vector(31
downto 0);
        ...
begin
```

```
-- Instantiate design to test
DUT: one_complement
port map(A => s_A,
          0 => s_0);

-- The test sequence
process
begin
    s_A <= x"00000001";
    wait for 100 ns;

    s_A <= x"00001000";
    wait for 100 ns;
end process; -- it repeats
end behavior;
```


Acknowledgements

- These slides contain material developed and copyright by:
 - Zhao Zhang