

### STM32H747/757 advanced power management

### Introduction

The STM32H747/757 microcontroller line is based on the high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M7 and Cortex<sup>®</sup>-M4 32-bit RISC cores. The system is partitioned into three power domains that operate independently. This allows user applications to obtain the best trade-off between power consumption and core performance:

- Arm® Cortex®-M7 (CPU1) located in the D1 domain and operating at up to 480 MHz
- Arm® Cortex®-M4 (CPU2) located in the D2 domain and operating at up to 240 MHz

The purpose of this application note is to highlight STM32H747/757 performance and explain how to make the most of their flexible architecture to reduce power consumption. The document is split into four parts:

- 1. Introduction to the STM32H747/757 power management concepts and voltage regulators, peripheral allocation by both CPUs, as well as low-power mode entry and exit.
- 2. Illustration of how to use the above features to reduce power consumption through an example of temperature acquisition using the STM32H747I-DISCO Discovery kit and the X-NUCLEO-IKS01A2 expansion board with three scenarios:
  - D1 domain in DRun mode, D2 domain in DStop and D3 domain in Run mode.
  - D1 domain in DStop mode, D2 domain in DStop and D3 domain in Autonomous mode.
  - D1 domain in DStop domain, D2 domain in DStop and D3 domain Run/Stop mode.
- 3. Graphical display of temperature values using the StemWin library and FreeRTOS™.
- 4. Cortex®-M7 and Cortex®-M4 core synchronization using a semaphore.

This application note is provided with the X-CUBE-PWRMGT-H7 MCU Package, which contains two projects with two workspaces:

- STM32H747I DISCO CM4: temperature acquisition.
- STM32H747I DISCO CM7: data graphical display.

Refer to the following documents for further information on the STM32H747/757 line:

- STM32H745/755 and STM32H747/757 advanced Arm<sup>®</sup>-based 32-bit MCUs reference manual (RM0399).
- STM32H747xx and STM32H757xx datasheets.
- STM32H747I-DISCO Discovery kit user manual: Discovery kit with STM32H747XI MCU (UM2411).



## 1 General information

This document applies to STM32H747/757 Arm®-based devices.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

AN5215 - Rev 1 page 2/37



### 2 System architecture

### 2.1 System architecture overview

The STM32H747/757 line embeds a flexible power architecture dedicated to power consumption reduction. The devices embed two power regulators: an LDO and a high power-efficiency SMPS step-down converter. Each regulator can be selected as power source for the product power domains.


Three power domains can be independently switched ON and OFF, depending on application needs:

- **D1 domain**: this domain contains the Cortex<sup>®</sup>-M7 core, the Flash memory and some peripherals. Thanks to the AXI bus matrix, this domain encompasses high bandwidth features and smart management.
- **D2 domain**: this domain contains the Cortex®-M4 core, most of the memories dedicated to I/O processing and most of the peripherals that are less bandwidth demanding.
- D3 domain: this domain contains the system control, low-power peripherals and memories designed to
  manage low-power modes. It is designed to be autonomous, and embeds a 64-Kbyte RAM, a basic DMA
  controller (BDMA), plus low-power peripherals to run basic functions while D1 and D2 domains can be
  switched off to save power.

Figure 1 illustrates STM32H747/757 system architecture.

AN5215 - Rev 1 page 3/37

Figure 1. STM32H747/757 system architecture





### 2.2 System supply configuration

D1, D2 and system D3 domains are supplied at once from a single regulator. The selected regulator provides a common **V**<sub>CORE</sub> level depending on the system operating mode (**Run**, **Stop**, and **Standby**).

The VCORE domain supply can be provided by the **SMPS step-down converter**, **voltage regulator** or by an **external supply** (VCAP). VCORE supplies all the digital circuitries except for the Backup domain and the Standby circuitry.

The different supply configurations are controlled by the LDOEN, SDEN, SDEXTHP, SDLEVEL and BYPASS bits in PWR control register 3 (PWR\_CR3).

### 2.2.1 Voltage regulator (LDO)

The voltage regulator (LDO) can provide three different operating modes, Main (MR), Low-power (LP) or Off mode, depending on the application needs. The LDO adjusts the output voltage through six power supply levels. The table below summarizes the regulator LDO operating modes.

Operating mode	Regulator operating mode	Voltage scaling	Output voltage (V)	Maximum output frequency	Description
		VOS0	1.35	480 MHz	Boosted performance
		VOS1	1.2	400 MHz	High performance
Run	MR	VOS2	1.1	300 MHz	Medium performance and consumption
		VOS3 <sup>(1)</sup>	1.0	200 MHz	Optimized performance and low-power consumption.
	MR or LP	SVOS3	1.0		The regulator can be:  In <b>Main</b> mode to allow fast exit from Stop mode.  In <b>LP</b> mode to obtain a lower V <sub>CORE</sub> supply level and extend the exit-from-Stop latency.
Stop	LP	SVOS4 0.9	NA	More power consumption.  In SVOS4/SVOS5, the contents of the registers and memories are not guaranteed.	
		SVOS5	0.7		More power consumption. In SVOS4/SVOS5, the contents of the registers and memories are not guaranteed.
					The regulator is off.
Standby	OFF	NA	NA	NA	The contents of the registers and memories are lost except for the <b>Standby circuitry</b> and the <b>Backup domain</b> .

Table 1. LDO converter operating modes and voltage regulators

### 2.2.2 SMPS step-down converter

The SMPS step-down converter is a high power-efficient SMPS step-down converter and non-linear switching regulator that allows to achieve a lower power consumption compared to a conventional voltage regulator. It can be used in internal or external supply mode (VDD extern):

- The internal supply mode is used to directly supply the VCORE domain. The SMPS step-down converter behaves in the same way as the LDO regulator.
- The external supply mode can generate an intermediate supply level (VDD\_extern at 1.8 or 2.5 V), which
  can supply the voltage regulator (LDO) and optionally an external circuitry. When the SMPS step-down
  converter supplies an external circuitry, it is forced ON and operates in MR mode. The intermediate voltage
  level is selected through SDLEVEL bits in PWR control register 3 (PWR\_CR3).

AN5215 - Rev 1 page 5/37

<sup>1.</sup> By default, VOS3 is selected after system reset.



### 2.3 Peripheral allocation

### 2.3.1 Peripheral allocation overview

The peripheral allocation is used by the reset and clock controller (RCC), to automatically control the clock gating according to the CPUs and domain modes, and by the power controller (PWR) to control the supply voltages of D1, D2 and D3 domains.

Each CPU can allocate peripherals for itself (or optionally for the other CPU). To do this, each CPU features dedicated registers and bits in order to perform peripheral allocation: the PERxEN bits of RCC\_C1\_xxxxENR and RCC\_C2\_xxxxENR. These bits are also used to link peripherals to a CPU and build a CPU peripheral subsystem so that each CPU can control its peripheral subsystem kernel and bus interface clock.

The CPU peripheral subsystem clocks follow the CPU state: for example, they are clocked when the CPU is in CRun mode or clock-gated when the CPU is in CStop mode.




Figure 2. Peripheral allocation

Some peripherals are allocated by default to the CPUs:

- FLASH, AXISRAM, ITCM, DTCM1, DTCM2 and SRAM4 are allocated to CPU1.
- SRAM1, SRAM2, SRAM3 and SRAM4 are allocated to CPU2.
- SRAM4, IWGD1, IWGD2 and RCC are common resources and are allocated both to CPU1 and CPU2.

AN5215 - Rev 1 page 6/37



### 2.3.2 Allocating peripherals belonging to D1 and D2 domains

The kernel clock is provided to the peripherals located in **D1** and **D2** domains when one of the following conditions is met:

- 1. The **CPU** to which the peripheral is allocated is in **CRun** mode.
- 2. The CPU to which the peripheral is allocated is in CSleep mode and PERxLPEN is set to 1.
- 3. The **CPU** to which the peripheral is allocated is in **CStop** mode with **PERxLPEN** set to 1, the peripheral generates a kernel clock request, and the selected clock is **hsi\_ker\_ck** or **csi\_ker\_ck**.
- 4. The CPU to which the peripheral is allocated is in CStop mode with PERxLPEN set to 1, and the peripheral kernel source clock is Ise\_ck or Isi\_ck.

The bus interface clock is provided to the peripherals only when conditions 1 and 2 are met.

#### 2.3.3 Allocating peripherals belonging to D3 domain

The D3 Autonomous mode allows the delivery of the peripheral clocks to peripherals located in the D3 domain, even if the CPU to which they are allocated is in CStop mode. When a peripheral has its autonomous bit enabled, it receives its peripheral clock according to D3 domain state independently from the state of the CPU to which it is allocated (for instance CPU in CStop mode):

- If the D3 domain is in DRun mode, the peripherals that are in Autonomous mode receive their peripheral clock.
- If the D3 domain is in DStop mode, no peripheral clock is provided.

The kernel clock is provided to the peripherals located in the D3 domain if the following conditions are met:

- 1. The CPU to which the peripheral is allocated is in CRun mode.
- 2. The CPU to which the peripheral is allocated is in CSleep mode and PERxLPEN is set to 1.
- 3. The CPU to which the peripheral is allocated is in CStop mode and the D3 domain is in DRun mode with PERxAMEN set to 1.
- 4. The CPU to which the peripheral is allocated is in CStop mode, the D3 domain is in DStop mode with PERxAMEN set to 1, the peripheral generates a kernel clock request, and the kernel clock source is hsi\_ker\_ck or csi\_ker\_ck.
- 5. The CPU to which the peripheral is allocated is in CStop mode, D3 domain is in DStop mode with PERxAMEN set to 1, and the kernel clock source of the peripheral is lse ck or lsi ck.

The bus interface clock is provided to the peripherals only when condition 1, 2 or 3 is met.

### 2.4 Operating modes

### 2.4.1 Operating modes

The operating modes allow controlling the clock distribution to the different system blocks and powering them. Several operating modes are available when using STM32H747/757 device line. It is up to the user to choose the best compromise between low-power consumption, short start-up time and available wakeup sources. The system operating mode is driven by CPU1 subsystem, CPU2 subsystem and system D3 autonomous wakeup.

Table 2. Operating mode overview

CPU subsystems and domains	Modes	Description
	CRun	The CPU and CPU subsystem peripheral allocated via RCC PERXEN bits are clocked.
CPU subsystems	CSleep	The CPU clocks are stalled and the CPU subsystem allocated peripheral clock(s) operate according to <b>RCC PERXLPEN</b> .
	CStop	The CPU and CPU subsystem peripheral clocks are stalled.

AN5215 - Rev 1 page 7/37



CPU subsystems and domains	Modes	Description
D1 and D2 subsystems	DRun	The domain bus matrix is clocked:  The domain CPU subsystem is in CRun or CSleep mode,  or  the other domain CPU subsystem having an allocated peripheral in the domain is in CRun or CSleep mode.
	DStop	The domain bus matrix clock is stalled: The domain CPU subsystem is in CStop mode, and the other domain CPU subsystem has no peripheral allocated in the domain or the other domain CPU subsystem having an allocated peripheral in the domain is also in CStop mode, and at least one PDDS_Dn bit for the domain selects DStop mode.
	DStandby	The domain is powered down:  The domain CPU subsystem is in CStop mode,  and  the other domain CPU subsystem has no peripheral allocated in the domain or the other domain CPU subsystem having an allocated peripheral in the domain is also in CStop mode,  and  all PDDS_Dn bits for the domain select DStandby mode.
	Run	The system clock and D3 domain bus matrix clock are running:  A CPU subsystem is in CRun or CSleep mode  or a wakeup signal is active. (i.e. System D3 autonomous mode)
System / D3 subsystems	Stop	The system clock and D3 domain bus matrix clock are stalled:  Both CPU subsystems are in CStop mode, and  all wakeup signals are inactive. and  at least one PDDS_Dn bit for any domain selects Stop mode.  The system is powered down:  Both CPU subsystems are in CStop mode, and  all wakeup signals are inactive, and

AN5215 - Rev 1 page 8/37



### 2.4.2 Entering/exiting low-power modes

Depending on the application requirements, several low-power modes can be selected to reduce power consumption. The table below summarizes the low-power entry and exit conditions:

Table 3. Summary of low-power mode entry/exit conditions

Low-power mode	Mode entry	CPU and CPU subsystem peripheral allocated via
	WFI or return from ISR	Any Interrupt enabled in NVIC
CSleep	WFE was used for entry and SEVONPEND = 0	Any event.
ООЛООР	WFE was used for entry and SEVONPEND = 1	Any interrupt even when disabled in NVIC or any event.
	WFI or return from ISR	EXTI Interrupt enabled in NVIC.
	WFE was used for entry and SEVONPEND = 0	EXTI event.
CStop	WFE was used for entry and SEVONPEND = 1	EXTI Interrupt even when disabled in NVIC,     or EXTI event.
DStop	<ul> <li>The domain CPU subsystem enters CStop and the other domain CPU subsystem has no peripheral allocated in the domain, or it is also in CStop mode.</li> <li>The other domain CPU subsystem has an allocated peripheral and enters CStop and the domain CPU subsystem is in CStop mode.</li> <li>The other domain CPU subsystem deallocated its last peripheral in the domain and the domain CPU subsystem is in CStop mode.</li> <li>At least one PDDS_Dn bit for the domain selects Stop mode.</li> </ul>	<ul> <li>The domain CPU subsystem exits CStop mode.</li> <li>The other domain CPU subsystem has an allocated peripheral in the domain and exits CStop mode.</li> <li>The other domain CPU subsystem allocates a first peripheral in the domain.</li> </ul>
Stop	<ul> <li>CPU1 and CPU2 are in CStop mode.</li> <li>There is no active EXTI Wakeup source and Run_D3 = 0.</li> <li>At least one PDDS_Dn bit for any domain selects Stop mode.</li> </ul>	An EXTI Wakeup.
DStandby	<ul> <li>The domain CPU subsystem enters CStop mode and the other domain CPU subsystem has no peripheral allocated in the domain or is also in CStop mode.</li> <li>and</li> <li>The other domain CPU subsystem has an allocated peripheral and enters CStop mode, and the domain CPU subsystem is in CStop mode.</li> <li>The other domain CPU subsystem deallocated its last peripheral in the domain and the domain CPU subsystem is in CStop mode.</li> <li>All PDDS_Dn bits for the domain select Standby mode.</li> <li>All WKUPF bits in Power Control/Status register (PWR_WKUPFR) are cleared.</li> </ul>	<ul> <li>The domain CPU subsystem exits CStop mode.</li> <li>The other domain CPU subsystem has an allocated peripheral in the domain and exits CStop mode.</li> <li>The other domain CPU subsystem allocates a first peripheral in the domain.</li> </ul>
Standby	<ul> <li>The CPU1 and CPU2 subsystems are in CStop mode, there is no active EXTI Wakeup source, and RUN_D3 = 0.</li> <li>All PDDS_Dn bits for all domains select Standby mode.</li> <li>All WKUPF bits in Power Control/Status register (PWR_WKUPFR) are cleared.</li> </ul>	WKUP pins rising or falling edge. RTC alarm (Alarm A and Alarm B) or RTC wakeup. TAMPER event, TIMESTAMP event. External reset in NRST pin, IWDG reset.

AN5215 - Rev 1 page 9/37



### 3 Application example

The application example described in this section illustrates the low-power temperature acquisition using the STM32H747I-DISCO Discovery kit and the X-NUCLEO-IKS01A2 expansion board. It provides guidelines on how to implement a low-power application taking benefits from STM32H747/757 power domains.

In this basic example, the temperature acquisition is handled by the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core, while the display of temperature values is controlled by the Cortex<sup>®</sup>-M7 core. The two cores are synchronized using hardware semaphores.

### 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 tasks

#### 3.1.1 Low-power temperature acquisition

#### 3.1.1.1 Acquisition principles

This application note provides an example of temperature acquisition using Cortex<sup>®</sup>-M4 and D3 domain peripherals, with different domain power states. In this example, the X-NUCLEO-IKS01A2 expansion board is used to acquire temperature values from a HTS221 sensor via the I<sup>2</sup>C bus. Three different modes are proposed in order to optimize power consumption and highlight STM32H747/757 advanced power management:

#### Mode 1

The Cortex®-M4 core first allocates Flash memory to boot the execution code from it. This prevents the D1 domain to enter DStop mode if the Arm® Cortex®-M7 enters CStop. Dedicated peripherals located in the D3 domain are used during the acquisition process. As a result, only the D2 domain enters DStop when the Arm® Cortex®-M4 enters CStop.

#### Mode 2

To achieve additional power consumption reduction, the Flash memory is deallocated for the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core to enable D1 domain entry to DStop mode independently from CPU2 state. The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core first boots from Flash. The acquisition code is then executed from an SRAM area located in the D2 domain. This mode illustrates the D3 Autonomous mode which allows D3 domain peripherals to run independently in Autonomous mode even when both CPUs are in CStop mode.

#### Mode 3

Further power consumption saving can be achieved by switching D3 domain between DRun and DStop modes during data transfer.

### 3.1.1.2 Description of the transmission process

Below a detailed description of the transmission process:

- 1. The rising edge of Iptim3\_out signal triggers BDMA channel 0 (bdma\_ch0) once per second to begin data transfer in order to configure the I2C4 interface to request write transfer to the HTS221 sensor.
- 2. As soon as I2C4 TX-FIFO is empty, BDMA channel 1 (bdma\_ch1) begins data transfer from SRAM4 to I2C4\_TXDR register to send a specified address to the HTS221 sensor.
- 3. The end of this transfer triggers BDMA channel 2 data (bdma\_ch2) transfer from SRAM4 to I2C4\_CR2 register to request read transfers from the sensor.
- 4. BDMA channel 7 (bdma\_ch7) is then used to transfer the received data from I2C4\_RXDR register (data sent by the HTS221 sensor) to SRAM4. bdma\_ch7 data transmission is enabled by setting RXDMAEN bit in I2C\_CR1 register. bdma\_ch7 is configured to generate interrupts to wake up the CPU from CStop mode each time a half-transfer is complete (10 bytes of data) or when a full transfer is complete (20 bytes of data).

Refer to Figure 3 for an overview of the transmission process:

AN5215 - Rev 1 page 10/37






Figure 3. Transmission process

### 3.1.1.3 Acquisition mode implementation

Three different acquisition modes are possible: mode 1, mode 2 and mode 3.

#### Mode 1

In mode 1, the Flash memory (located in D1 domain) is allocated to CPU2 (Arm<sup>®</sup> Cortex<sup>®</sup>-M4). The D1 domain consequently takes into account CPU2 operating modes, for example by keeping D1 domain in DRun mode when CPU2 is in CRun. As a result, the Flash memory can be deallocated after making sure that code booting by CPU2 is complete.

Below the main temperature acquisition steps in mode 1:

- Arm<sup>®</sup> Cortex<sup>®</sup>-M4 booting from Flash memory.
- 2. Temperature acquisition from shield to SRAM4 through I2C4 located in the D3 domain.
- 3. Data transfer from SRAM4 to Backup SRAM after waking up CPU2.

Table 4. Domain operating modes in mode 1

Power domain	Mode
D1 domain	DRun
D2 domain	DStop
D3 domain	Run

AN5215 - Rev 1 page 11/37






Figure 4. Acquisition process in mode 1

#### Mode 2

In mode 2, the CPU2 executes code from SRAM1 located in the D2 domain, so that D1 domain can enter DStop mode independently from CPU2 operating mode.

Below the main temperature acquisition steps in mode 2:

- 1. CPU2 executing from SRAM1 located in the D2 domain.
- 2. Temperature acquisition from shield to SRAM4 through I2C4 located in the D3 domain.
- 3. Data transfer from SRAM4 to Backup SRAM after waking up CPU2.

Table 5. Domain operating modes in mode 2

Power domain	Mode
D1 domain	DStop
D2 domain	DStop
D3 domain	Run

AN5215 - Rev 1 page 12/37



Cortex-M4

Flash memory

D3 Domain

SRAM2

SRAM1

A-NUCLEOIKS01A2

Iptim3\_out signal triggers BDMA\_ch0 each 1sec

bdma\_ch1 begins data transfer from SRAM4 to I2C4\_TXDR register to send a specified address to HTS221 sensor

BDMA channel7 (bdma\_ch7) is used to transfer the received data from I2C4\_RXDR register to SRAM4

CPU2 copies the data to be transferred and located in SRAM4

CPU2 copies the processed data to BackupSRAM

Figure 5. Acquisition process in mode 2

#### Mode 3

The DMAMUX2 event 7 signal (dmamux2\_evt7) is used by the EXTI to clear the pending request and switch back the D3 domain to Stop mode every time a half transfer or a transfer complete of data is complete.

For complementary information on the acquisition process, please refer to application note *STM32H7x3* smart power management software expansion for *STM32Cube* (AN5014) available from www.st.com:

Below the main temperature acquisition steps in mode 3:

- 1. CPU2 executing from SRAM1 located in the D2 domain.
- 2. Temperature acquisition from shield to SRAM4 through I2C4 located in the D3 domain.
- 3. Data transfer from SRAM4 to Backup SRAM after waking up CPU2.

Table 6. Domain operating modes in mode 3

Power domain	Mode
D1 domain	DStop
D2 domain	DStop
D3 domain	Run/Stop

AN5215 - Rev 1 page 13/37






Figure 6. Acquisition process in mode 3

### 3.1.2 Detailed description of temperature acquisition in different modes

#### 3.1.2.1 Temperature acquisition in different modes

The sequence below must be executed by the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 to perform temperature acquisition (see Figure 7 for an overview of the temperature acquisition sequence depending on the mode):

- 1. To boot the application code from Flash memory, allocate the Flash memory (located in D1 domain) in the system\_stm32h7xx.c file. The D1 domain consequently takes into account the CPU2 or CPU2 subsystem operating modes. Since the D1 domain enters DStop mode in mode 2 and 3, the Flash memory must be deallocated for these two modes, and CPU2 proceeds with code execution from SRAM1 (located in D2 domain).
- 2. Initialize the hardware abstraction layer (HAL) library.
- 3. Enable hardware semaphore (HSEM).
- 4. Configure USART2 to display message on Hercules terminal.
- 5. Execute the initialization and acquisition tasks described in detailed in Figure 8 and Figure 9.

AN5215 - Rev 1 page 14/37






Figure 7. Global flowchart of temperature acquisition depending on modes

### Mode initialization sequence

To initialize the acquisition process, accesses to BKPSRAM must be enabled as well as the temperature sensor. The used peripherals must then be configured and the corresponding autonomous bits set in RCC\_D3AMPR register. The BDMA channel 7 interrupt (bdma\_ch7\_it) is used to wake up the D2 domain from DStop mode. In mode 3, since D3 domain toggles between Run and Stop modes, bdma\_ch7\_it event is selected as D3 domain pendclear source contrary to mode 1 and mode 2 where the application has to keep the D3 domain in Run mode. Refer to Figure 8 for a detailed description of the initialization sequence.

AN5215 - Rev 1 page 15/37






Figure 8. Detailed mode initialization flowchart

### **Acquisition sequence**

Figure 9 provides a detailed description of the acquisition sequence and highlights the fact that the D3 domain must also enter Stop mode in mode 3.

AN5215 - Rev 1 page 16/37






Figure 9. Detailed acquisition flowchart

AN5215 - Rev 1 page 17/37



### 3.2 Arm® Cortex®-M7 tasks

#### 3.2.1 DSI Host interface

STM32H7x7 microcontrollers embed a DSI Host interface, a high-speed communication channel that allows the microcontroller to communicate with a graphical display with a reduced pincount and a very high communication speed up to 1 Gbits/s (up to 500Mbits/s per lane). The DSI Host interface can be configured in Video mode or in Adapted command mode.

To allow CPU1 to enter low-power mode while going on refreshing the display normally, the Adapted command mode has been selected in the application example.

Refer to Table 7 for a summary of the difference between the two modes.


 Display mode
 Description

 Video mode
 The MCU sends a real-time pixel stream of data plus video timing information in order to refresh the display.

 Adapted command mode
 The display controller handles the refresh operation. The display relies on its internal controller and framebuffer to perform the refresh operation without MCU intervention.

Table 7. Embedded graphic system

Figure 10. High-level block diagram of STM32H7x7 and DSI interface



### 3.2.2 Detailed description of the displaying process

In the application example described in this document, the LCD-TFT display controller (LTDC) fetches data from SDRAM bank 2 via the FMC controller and sends them to the DSI controller in Video mode. As soon as the DSI Host has captured one full frame coming from the LTDC, it transforms it into a series of write commands to update the display GRAM, and then disables the LTDC. The DSI Host controller automatically refreshes the GRAM with the LTDC without CPU intervention. Figure 11 shows the displaying sequence.

AN5215 - Rev 1 page 18/37






Figure 11. Displaying sequence in Adapted command mode

#### 3.2.3 STemWin Library

The STemWin library is a professional graphical stack library enabling the building up of graphical user interfaces (GUIs) with any STM32 microcontroller, LCD-TFT display and LCD-TFT controller, taking advantage of STM32 hardware accelerations whenever possible.

#### 3.2.3.1 STemWin configuration

STemWin configuration is divided into two parts:

- GUI configuration: configuration of default colors and fonts of the available memory
- LTDC configuration: definition of hardware-dependent graphical parameters, display driver and color conversion routines to be used

When a new LTDC controller needs to be supported, two essential files must be created/modified: GUIConf.c and LCDConf.c:

### GUIConf.c

In this file, the user must implement the  $\texttt{GUI}_X\_\texttt{Config}()$  function which is the very first routine called during the initialization process. Its main task is to set up the available memory for the GUI, and then assign it to the dynamic memory management system. This operation is performed via the  $\texttt{GUI}\_\texttt{ALLOC}\_\texttt{AssignMemory}()$  function. It passes a pointer to a memory block and its size (in bytes) to the memory manager:

### LCDConf.c

In this file, the main function is  $LCD_X_Config()$ , called immediately after  $GUI_X_Config()$  has been executed.  $LCD_X_Config()$  creates and configures a display driver for each layer by calling:

- GUI\_DEVICE\_CreateAndLink(): to create the driver device and links it to the device chain
- LCD\_SetSizeEx() and LCD\_SetVSizeEx(): to configure the display size
- LCD SetVRAMAddrEx(), required for linear addressable memory.

#### 3.2.3.2 StemWin APIs

StemWin library includes APIs that can be used to display strings and values, or program parameters.

#### Displaying strings and values

To display values, the application can use standard C library strings and functions, such as sprintf, or call a routine that displays the strings and values mentioned in table below:

AN5215 - Rev 1 page 19/37



Table 8. Displaying Strings and values APIs

Routine	Description
GUI_DispFloat()	Displays a floating point value with a specified number of characters at the current text position in the current window using the current font.
<pre>GUI_DispStringAt()</pre>	Displays the string passed as parameter at a specified position in the current window using the current font.

#### **Writing parameters**

To get a better visibility for the application, the application can control the way of writing by choosing the text font, the color and the background color. The following table shows the routine that can be used by the application

Table 9. Routines used to set parameters

Routine	Description
GUI_SetColor	Sets the current foreground color.
GUI_SetFont	Sets the font to be used to output text.
GUI_SetBkColor	Sets the default background color.
GUI_SetLayerVisEx	Sets the visibility of the given layer.

### 3.2.4 JPEG image decoding

To display an overview image on the screen, a JPEG image stored in the internal Flash memory is decoded using the JPEG hardware decoder in DMA mode. The application can create the JPEG image using any drawing software, convert it into a source file using the Arm file converter with  $\mu$ Vision<sup>®</sup>, and add it to the project. To properly decode a JPEG stream the application must configure the following functions:

#### JPEG Decode DMA

This function starts JPEG decoding in DMA mode. It is split into two subfunctions:

- Initialization of the decoding process:
  - This function configures the JPEG Codec in decoding mode, stops JPEG processing, disables all interrupts, flushes input and output FIFOs, and finally enables end-of-conversation and end-of-header parsing interrupts.
- JPEG decoding using DMA:
  - This function configures the JPEG MDMA input/output transfer callbacks, MDMA transfer size (it must be a multiple of MDMA buffer size) and finally starts MDMA FIFO input/output transfers to the YCbCr destination frame buffer address in Interrupt mode.
- HAL JPEG GetInfo
  - This function extracts the image configuration from the JPEG header at the end of JPEG decoding. It reads the configuration parameters (color space, image height, image width and image quality).

### DMA2D\_CopyBuffer

This function is used to copy decoded RGB data to the display framebuffer.

It first configures DMA2D transfer mode as memory-to-memory with pixel format conversion, sets RGB565 as DMA2D color mode, sets DMA2D\_INPUT\_YCBCR as foreground input color mode, and then selects chroma sub-sampling 4:2:2 for half resolution horizontally on the chroma components.

Finally, this function copies the new decoded frame to the LTDC framebuffer and start the DMA2D transfer.

### 3.2.5 Arm<sup>®</sup> Cortex<sup>®</sup>-M7 programming

The main purposes of the graphical application executed by the Arm<sup>®</sup> Cortex<sup>®</sup>-M7 are:

- to display an image decoded with JPEG decoder in DMA mode.
- to configure the push-button to be able to interrupt CPU1 core.
- to start displaying temperature values once the push-button is pressed, .

AN5215 - Rev 1 page 20/37



Table 10 describes all the APIs that are used in the application program and Figure 12 shows the global graphical application flowchart.




Figure 12. Arm® Cortex®-M7 programming flowchart

Table 10. Description of the APIs used by Arm® Cortex®-M7 core

API	Description
HAL_Init	Initialize the STM32H7xx HAL Library
BSP_SDRAM_Init	Initializes the SDRAM device
HAL_RCC_HSEM_CLK_ENABLE	Enables hardware semaphores
HAL_HSEM_ActivateNotification	Activates HSEM notification to the Arm® Cortex®-M4 core
HAL_JPEG_Init	Initializes JPEG decoding in DMA mode
EXTI15_10_IRQHandler_Config	Configures the push-button to interrupt CPU1 (Arm® Cortex®-M7).
GUI_Init()	Initializes the STemWin GUI library

AN5215 - Rev 1 page 21/37



API	Description
JPEG_Decode_DMA	Starts JPEG decoding with DMA processing
HAL_JPEG_GetInfo	Extracts the image configuration from the JPEG header during the decoding process
DMA2D_CopyBuffer	Copies RGB decoded Data to the display Frame buffer

### 3.2.6 Main Arm<sup>®</sup> Cortex<sup>®</sup>-M7 tasks using FreeRTOS<sup>™</sup>

The Arm® Cortex®-M7 core first configures the display settings by selecting the current layer and its visibility, and by choosing fonts as well as the background and foreground colors.

The D1 domain then enters DStop mode if the selected mode is mode 2 or mode 3, and the system enters Stop mode to reduce power consumption.

Since PLLs are cleared by hardware when entering low-power mode, the program must reactivate them and wait until their clock state become ready. When the Arm® Cortex®-M4 core releases the semaphore, its wakes up the Arm® Cortex®-M7 who takes the semaphore and displays the temperature value which is stored in shared memory (SRAM4 at address 0x3800 8004).

AN5215 - Rev 1 page 22/37






Figure 13. Arm® Cortex®-M7 main task flowchart

### 3.3 Core synchronization using hardware semaphore

In a parallel programming environment, a semaphore is a synchronization object that controls the access to a common resource by multiple processes. A hardware semaphore is usually used to synchronize task execution while using shared resources which can be accessed by multiple cores.

Table 11 shows the functions that are used to synchronize tasks between the two cores when is used. These functions are defined in stm32h7xx\_hal\_hsem.h.

**Table 11. HSEM functions** 

Hardware semaphore (HSEM)	Description
HAL_RCC_HSEM_CLK_ENABLE()	Enables the hardware semaphore.
HAL_HSEM_ActivateNotification (SemMask )	Activates HSEM notification to the Arm® Cortex®-M7 core.

AN5215 - Rev 1 page 23/37



Hardware semaphore (HSEM)	Description
HAL_HSEM_FastTake( SemID )	Uses by a CPU to take the hardware semaphore in order to inform the other CPU that it has completed its job.
HAL_HSEM_Release( SemID , ProcessID )	Releases the hardware semaphore when needed.

Only one semaphore is used to synchronize the processing of both cores. The core synchronization mechanism is the following:

- 1. The two cores must first activate the semaphore separately by using HAL RCC HSEM CLK ENABLE ( ).
- 2. The Arm® Cortex®-M4 core then takes the HSEM using HAL\_HSEM\_FastTake (SemID) and starts processing its tasks in bare metal mode.
- 3. Once the task is compete, the core releases the semaphore to wake up the  $Arm^{\$}$  Cortex $^{\$}$ -M7 by executing HAL HSEM Release (SemID, ProcessID).
- 4. When the Arm<sup>®</sup> Cortex<sup>®</sup>-M7 has taken the semaphore, it executes its task using FreeRTOS<sup>™</sup>. When the task is compete, it informs the other core by releasing the semaphore. The following figure illustrates this sequence of operations.




Figure 14. Core synchronization using a hardware semaphore

AN5215 - Rev 1 page 24/37



## 4 How to use the application example

### 4.1 Hardware requirements

Below the hardware prerequisites to run the acquisition application:

- An STM32H747I-DISCO Discovery kit
- X-NUCLEO-IKS01A2 expansion board to measure the temperature via I2C bus using an HTS221 sensor
- A mini-USB cable to connect the board to a computer through ST-Link with for programming and debugging.
- A multimeter to measure the current consumption.



Figure 15. Acquisition hardware

Note: Picture is not contractual.

AN5215 - Rev 1 page 25/37




### 4.2 Software requirements

This example is based on STM32CubeH7.

It is provided with two workspaces:

- **STM32H747I\_DISCO\_CM7**: both STemWin and FreeRTOS<sup>™</sup> middleware components are used (see Figure 16)
- STM32H747I\_DISCO\_CM4: temperature acquisition using Arm® Cortex®-M4.

Figure 16. STM32H747I\_DISCO\_CM7 workspace



AN5215 - Rev 1 page 26/37






Figure 17. STM32H747I\_DISCO\_CM4 workspace

### 4.3 Running the application example

Before running the example, select the acquisition mode by uncommenting the selected mode in the mode\_conf.h file shared between the two workspaces:

AN5215 - Rev 1 page 27/37



Figure 18. mode\_conf.h file

```
mode_conf.h ×
         * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
         * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  31
        * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
        * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35
        36
  37
      /* Define to prevent recursive inclusion -----
  38
  39 = #ifndef __MODE_CONF_H
40 | #define __MODE_CONF_H
      /* Exported functions
  43
      /* defines */
  44
      /* uncomment the mode that you want to work with */
  45
  46
      //#define MODE 1
        #define MODE 2
  47
  48
      //#define MODE 3
  51
  52 | #endif /* _ MODE_CONF_H */
  53
       /************************* (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
```

Figure 19, Figure 20 and Figure 21 show the data values displayed on an Hercules terminal depending on the selected mode.

Figure 19. Mode 1

```
| |<u>_</u>| | <del>|</del> /
        1 1 1 1 /1 1
       \cdots 
General Discoverable Mode.
first acq : CM4(CStop) / D1(DRun) / D2(DStop) / D3(Run)
Data Half transfer complete from I2C4 to D3SRAM1
Store temperature value :29.48 C in BackupSRAM @: 0x38800000
Store temperature value :29.45 C in BackupSRAM @: 0x38800004
Store temperature value :29.47 C in BackupSRAM @: 0x38800008
Store temperature value :29.54 C in BackupSRAM @: 0x3880000c
Store temperature value :29.52 C in BackupSRAM @: 0x38800010
the current value is :29.52
first_acq : CM4(CStop) / D1(DRun) / D2(DStop) / D3(Run)
Data transfer complete from I2C4 to D3SRAM1
Store temperature value :29.52 C in BackupSRAM @: 0x38800014
Store temperature value :29.50 C in BackupSRAM @: 0x38800018
Store temperature value :29.54 C in BackupSRAM @: 0x3880001c
Store temperature value :29.48 C in BackupSRAM @: 0x38800020
Store temperature value :29.47 C in BackupSRAM @: 0x38800024
the current value is :29.47
```

AN5215 - Rev 1 page 28/37



Figure 20. Mode 2




Figure 21. Mode 3

```
_) | | | | | / /
                           _|_| | |_|/_/
     General Discoverable Mode.
first acq : CM4(CStop) / D1(DStop) / D2(DStop) / D3(Run/Stop)
Data Half transfer complete from I2C4 to D3SRAM1
Store temperature value :29.48 C in BackupSRAM @: 0x38800000
Store temperature value :29.54 C in BackupSRAM @: 0x38800004
Store temperature value :29.52 C in BackupSRAM @: 0x38800008
Store temperature value :29.52 C in BackupSRAM 0: 0x3880000c
Store temperature value :29.54 C in BackupSRAM @: 0x38800010
the current value is :29.54
first_acq : CM4(CStop) / D1(DStop) / D2(DStop) / D3(Run/ Stop)
Data transfer complete from I2C4 to D3SRAM1
Store temperature value :29.54 C in BackupSRAM @: 0x38800014
Store temperature value :29.58 C in BackupSRAM @: 0x38800018
Store temperature value :29.58 C in BackupSRAM @: 0x3880001c
Store temperature value :29.56 C in BackupSRAM @: 0x38800020
Store temperature value :29.56 C in BackupSRAM @: 0x38800024
the current value is :29.56
```

Figure 22 and Figure 23 show the front view of the acquisition application and the temperature value displayed on the screen, respectively.

AN5215 - Rev 1 page 29/37



STM32H747

D1-Graphical / High Perf Domain
SMAD

Temperature acquisition
from X-NUCLEO-IKS01A2
via Cortex-M4 or/
Autonomous System domain
Temperature display

D2-Autonomous System domain
Autonomous mode

D3-Autonomous System domain
D3-Autonomous System d

Figure 22. Front view of the acquisition application

Figure 23. Temperature value displayed on the screen



AN5215 - Rev 1 page 30/37



## 5 Power consumption measurements

The measurements below have been obtained with the following settings:

- Supply voltage = 3.3 V
- System clock (sys\_ck) = 400 MHz

Table 12 provides a summary of the power consumption measurements depending on the modes.

Table 12. Power consumption measurement vs mode

Mode	Power consumption with LDO enabled	Power consumption with SMPS enabled	Unit
Mode 1	150	62.7	
Mode 2	60	25.1	mA
Mode 3	23	9.6	

AN5215 - Rev 1 page 31/37



## **Revision history**

Table 13. Document revision history

Date	Version	Changes
29-May-2019	1	Initial release.

AN5215 - Rev 1 page 32/37



## **Contents**

1	Gene	eral info	ormation	2
2	Syst	em arch	nitecture	3
	2.1	Syste	m architecture overview	3
	2.2	System	n supply configuration	5
		2.2.1	Voltage regulator (LDO)	5
		2.2.2	SMPS step-down converter	5
	2.3	Periphe	eral allocation	5
		2.3.1	Peripheral allocation overview	6
		2.3.2	Allocating peripherals belonging to D1 and D2 domains	6
		2.3.3	Allocating peripherals belonging to D3 domain	7
	2.4	Operat	ing modes	7
		2.4.1	Operating modes	7
		2.4.2	Entering/exiting low-power modes	9
3	Appl	ication	example	10
	3.1	Arm <sup>®</sup> (	Cortex®-M4 tasks	10
		3.1.1	Low-power temperature acquisition	10
		3.1.2	Detailed description of temperature acquisition in different modes	14
	3.2	Arm® (	Cortex®-M7 tasks	18
		3.2.1	DSI Host interface	18
		3.2.2	Detailed description of the displaying process	18
		3.2.3	STemWin Library	19
		3.2.4	JPEG image decoding	20
		3.2.5	Arm® Cortex®-M7 programming	20
		3.2.6	Main Arm <sup>®</sup> Cortex <sup>®</sup> -M7 tasks using FreeRTOS <sup>™</sup>	22
	3.3	Core sy	ynchronization using hardware semaphore	23
4	How	to use	the application example	25
	4.1		are requirements	
	4.2		are requirements	
	4.3		ng the application example	
			·	



5	Power consumption measurements	31
Rev	sion history	32

AN5215 - Rev 1



# **List of figures**

Figure 1.	STM32H747/757 system architecture	. 4
Figure 2.	Peripheral allocation	. 6
Figure 3.	Transmission process	11
Figure 4.	Acquisition process in mode 1	12
Figure 5.	Acquisition process in mode 2	13
Figure 6.	Acquisition process in mode 3	14
Figure 7.	Global flowchart of temperature acquisition depending on modes	15
Figure 8.	Detailed mode initialization flowchart	16
Figure 9.	Detailed acquisition flowchart	17
Figure 10.	High-level block diagram of STM32H7x7 and DSI interface	18
Figure 11.	Displaying sequence in Adapted command mode	19
Figure 12.	Arm® Cortex®-M7 programming flowchart	21
Figure 13.	Arm® Cortex®-M7 main task flowchart	23
Figure 14.	Core synchronization using a hardware semaphore	24
Figure 15.	Acquisition hardware	25
Figure 16.	STM32H747I_DISCO_CM7 workspace	26
Figure 17.	STM32H747I_DISCO_CM4 workspace	27
Figure 18.	mode_conf.h file	28
Figure 19.	Mode 1	28
Figure 20.	Mode 2	29
Figure 21.	Mode 3	29
Figure 22.	Front view of the acquisition application	30
Figure 23.	Temperature value displayed on the screen	30



## **List of tables**

Table 1.	LDO converter operating modes and voltage regulators	. 5
Table 2.	Operating mode overview	. 7
Table 3.	Summary of low-power mode entry/exit conditions	. 9
Table 4.	Domain operating modes in mode 1	11
Table 5.	Domain operating modes in mode 2	12
Table 6.	Domain operating modes in mode 3	13
Table 7.	Embedded graphic system	18
Table 8.	Displaying Strings and values APIs	20
Table 9.	Routines used to set parameters	20
Table 10.	Description of the APIs used by Arm® Cortex®-M7 core	21
Table 11.	HSEM functions	
Table 12.	Power consumption measurement vs mode	31
Table 13.	Document revision history	32



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

AN5215 - Rev 1 page 37/37