


























A

B

C





D

A

B

C

D



A

B

C


D

A

B




C

D



Q1	Q1N	Q2	Q2N
1	0	0	1
1	0	1	0
0	1	1	0
0	1	0	1



Johnson counter states




S1	S0	S1	S0
1	1	0	0
1	0	0	1
0	0	1	1
0	1	1	0


RX clock

TX clock





Note: SDRAM runs on 100Mhz max clock, limited by FMC controller



Decoupling (cap names reflect pins they need to be close to)

