{"payload":{"header_redesign_enabled":false,"results":[{"id":"48787480","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"m13253/riscade","hl_trunc_description":"A RISC CPU instruction set for academy experiment","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":48787480,"name":"riscade","owner_id":1808930,"owner_login":"m13253","updated_at":"2018-06-04T11:52:49.416Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Am13253%252Friscade%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/m13253/riscade/star":{"post":"SkCv5wHCcT6p4q63bQu4QMRqskBr4--6JEOnz8ofsPR-ihR8WcGAduYF7rge-x4ly2-wlNClB-E_YlBN8sb3Tw"},"/m13253/riscade/unstar":{"post":"BJPBmyRBTDvXLMT-urzPeucIvNco65t6OOwMQPdduAj3MRzblRuDdx2AIF7e3KW2y4jeIQz8EmQdch-6Mxv37Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qJgfVVHY6ExxGTLuGZ5pJqM96wCu5pgqgUJusYxJSO2sj0fnvCjkFuPFIrqMNFIBH_Lf0GytZfSn3JIKamc9gQ"}}},"title":"Repository search results"}