### [Microprocessor Applications – Term Project] FFT Accelerator with RISC-V

Chester Sungchung Park (박성정)

SoC Design Lab, Konkuk University

Webpage: <a href="http://soclab.konkuk.ac.kr">http://soclab.konkuk.ac.kr</a>




### **Outline**

- ☐ Introduction
  - Accelerator dataflow
  - Transformer accelerator
- ☐ TP1: FFT accelerator w/ a single core
  - Target system
  - Reference project
  - Design constraints
  - Evaluation
  - Submission
- ☐ TP2: FFT accelerator w/ multiple cores
  - Target system
  - Reference project
  - Design constraints
  - Evaluation
  - Submission




### **Accelerator Dataflow**

### □ Toy example




### **Accelerator Dataflow**


☐ 3-stage pipeline (load-compute-store)



### **Accelerator Dataflow**

### ☐ Roofline model





Computation-to-Communication Ratio (MACs/sample)


For more details, check the following presentation:

C. S. Park, Accelerator dataflow simulations and interconnect optimizations, HSN 2024



### **Transformer Accelerator**

### □ GEMM-centric workload





### **Transformer Accelerator**


### □ NetTLMSim


#### Assumed design parameters


me	g	Target	16 chiplets per package [1], 16 PEs per chiplet [1, 2],	ture	DRAM Type	HBM2E, 2 devices Total 1024 GB/s		
e-Ti	Mapping	Hardware	1024 MACs per PE [1, 3] Total 512 TOPS at 1 GHz freq.	Arch	SRAM Type	Dual port [3]		
Spac		PE Style	NVDLA-like vector MAC array		Global Buf. Size, Bandwidth	640 KB activation storage [4], 128 GB/s per NoC router		
		Loop Order	OS-LWS [4]		Local Buf. Size,	36 KB x2 (double buffered) [4], 128 GB/s at 1 GHz freq.		
	Architecture	Topology	Mesh [2]	Memory	Bandwidth			
Vork		Routing	DOR YX [2]	V	Precision	8 bits (24 bits for partial sums) [4]		
let		Flow Ctrl	Cut-through [2]		[1] Cai at el. 2024 [3] Keller at el. 2023			
Ε.		Packet Len	1 head flit, 16 body flits [2]	[2] Zimmer at el. 2020 [4] Venkatesan at el. 2019				












For more details, check the following presentation:


F. S. Park and C. S. Park, Pre-RTL simulation based design space exploration for multi-chiplet dataflows, HiPChips (MICRO 2024).





### **Transformer Accelerator**

### □ NetTLMSim (cont'd)












# TP1: FFT Accelerator with a Single Core

- □ Overview
  - 1 RISC-V core (RISC-V 0)
    - ✓ Not used for twiddle-factor multiplications & bufferflies
  - 3-by-8 AXI interconnect
  - SRAM
    - ✓ 1R1W
    - √ 3 banks (SRAM 0, I/O, W)
    - √ 16,384 lines/bank, 4 bytes/line
  - R2 FFT engine
    - √ 5 32-bit I/O registers
    - ✓ Twiddle-factor multiplications & butterflies (done only here!)
  - Monitor
    - ✓ Counts No. output sets (3)





### ☐ File Tree





### □ Address map






Address	Name			
0xFFFF_FFFF	RESERVED			
0x0700_0004 0x0700_0003				
0x0700_0000	Dpath reg (port 2)			
0x06FF_FFFF	RESERVED			
0x0600_0008 0x0600_0007				
0x0600_0000	Dpath reg (port 1)			
0x05FF_FFFF	RESERVED			
0x0500_0008 0x0500_0007				
0x0500 0000	Dpath reg (port 0)			
0x04FF_FFFF	RESERVED			
0x0401_0000 0x0400 FFFF				
0x0400_0000	SRAM 2			
0x03FF_FFFF	RESERVED			
0x0301_0000 0x0300 FFFF	KESEKVED			
_	SRAM W			
0x0300_0000 0x02FF_FFFF	RESERVED			
0x0201_0000 0x0200_FFFF	MESERVED			
0x0200_FFFF	SRAM 1			
0x01FF_FFFF	RESERVED			
0x0101_0000	KESERVED			
0x0100_FFFF	SRAM 0			
0x0100_0000 0x00FF_FFFF	DECEDIED			
0x0001_0000	RESERVED			
0x0000_FFFF	SRAM I/O			
0x0000_0000	_			



### ☐ Data layout


Initial condition



Address	Name
0xFFFF_FFFF	RESERVED
0x0700_0004	
0x0700 <u></u> 0003	Dooth nos (nont 3)
0x0700 0000	Dpath reg (port 2)
0x0700_0000	
	RESERVED
0x0600_0008	
0x0600 <u>0007</u>	Dunth nes (nest 1)
0,0600 0000	Dpath reg (port 1)
0x0600_0000 0x05FF FFFF	
0.0311_1111	RESERVED
0x0500 0008	
0x0500 <u></u> 0007	
	Dpath reg (port 0)
0x0500_0000	
0x04FF_FFFF	RESERVED
0x0401_0000	KESEKVED
0x0401_0000	
0.00 .00	SRAM 2
0x0400_0000	
0x03FF_FFFF	
0 0004 0000	RESERVED
0x0301_0000 0x0300 FFFF	
0X0300_FFFF	SRAM W
0x0300 0000	JIAN W
0x02FF FFFF	
_	RESERVED
0x0201_0000	
0x0200_FFFF	CDAM 1
0x0200 0000	SRAM 1
0x01FF FFFF	
0.0111_1.55	RESERVED
0x0101 0000	,
0x0100_FFFF	
	SRAM 0
0x0100_0000	
0x00FF_FFFF	DECEDVED
0x0001 0000	RESERVED
0x0001_0000 0x0000 FFFF	
0.0000_1111	SRAM I/O
0x0000 0000	510-11-27-0
_	



### ☐ Dataflow (example)




Name	Description	0	Address	Note
Input a	real number imaginary number		0x0500_0000	write only
Output x	real number imaginary number		0x0500_0004	read only
Input b	real number imaginary number real number imaginary number	-	0x0600_0000 0x0600_0004	write only read only
Input w	real number imaginary number		0x0700_0000	write only

Address	Name					
0xFFFF_FFFF	RESERVED					
0x0700_0004 0x0700_0003						
0x0700_0000	Dpath reg (port 2)					
0x06FF_FFFF	RESERVED					
0x0600_0008 0x0600_0007	Dpath reg (port 1)					
0x0600_0000 0x05FF FFFF	bpacii reg (port 1)					
0x0500 0008	RESERVED					
0x0500 <u>0007</u>	Dpath reg (port 0)					
0x0500_0000 0x04FF_FFFF	DECEDITED.					
0x0401_0000 0x0400 FFFF	RESERVED					
0x0400_0000	SRAM 2					
0x03FF_FFFF	RESERVED					
0x0301_0000 0x0300_FFFF	CDAM II					
0x0300_0000 0x02FF FFFF	SRAM W					
0x0201 0000	RESERVED					
0x0200_FFFF	SRAM 1					
0x0200_0000 0x01FF_FFFF						
0x0101_0000	RESERVED					
0x0100_FFFF 0x0100 0000	SRAM 0					
0x00FF_FFFF	RESERVED					
0x0001_0000 0x0000_FFFF						
0x0000_0000	SRAM I/O					



- ☐ Dataflow (example) (cont'd)
  - Warning messages for the RESERVED region (not mapped to SRAM/Dpath)




33 WARNINGO5: Invalid read address from master 1 to slave 2, got 0x01010000

Address	Name				
0xFFFF_FFFF	RESERVED				
0x0700_0004 0x0700_0003	Dpath reg (port 2)				
0x0700_0000 0x06FF_FFFF	bpath reg (port 2)				
_	RESERVED				
0x0600_0008 0x0600_0007	Dpath reg (port 1)				
0x0600_0000 0x05FF_FFFF	bpacii reg (port 1)				
0x0500 0008	RESERVED				
0x0500_0007	Dpath reg (port 0)				
0x0500_0000	pputti reg (por e o)				
0x04FF_FFFF	RESERVED				
0x0401_0000					
0x0400_FFFF 0x0400_0000	SRAM 2				
0x03FF FFFF					
0x0301 0000	RESERVED				
0x0300_FFFF	SRAM W				
0x0300_0000	Jidii ii				
0x02FF_FFFF	RESERVED				
0x0201_0000 0x0200 FFFF					
_	SRAM 1				
0x0200 0000 0x01FF FFFF					
0x0101 0000	RESERVED				
0x0100_FFFF					
0x0100_0000	SRAM 0				
0x00FF_FFFF	RESERVED				
0x0001_0000					
0x0000_FFFF	SRAM I/O				
0x0000_0000					




### □ Scenario

- 3-stage pipeline (load-compute-store)
- A total of 3 input/output sets




#### Reference Code ('L\_MP\_9.pdf')

#### Compute




```
// compute_fft
                n = 1 << N_STAGE;
                k = N_STAGE - 1;
                while (I < n)
                    istep = 1 << 1;
                    for (m = 0; m < 1; ++m)
                        i = m \ll k!
                         twiddle = SRAM_W[j];
                         for (i = m; i < n; i += istep)
                            dpath_reg_0 = SRAM_0[i];
                            dpath_reg_1 = SRAM_O[j];
                            dpath_reg_2 = twiddle;
                            R2_FFT_Engine();
                            SRAM_O[i] = dpath_reg_O;
                            SRAMLO[j] = dpath_reg_1;
       🖭 #ifdef DEBUG 비활성 전처리기 블록
        #endif
141
142
143
                    I = istep:
```






## Reference Project

- ☐ Unzip 'TP\_MP25.zip'
  - The input, golden output and twiddle factor values in 'data\_s1.s' and 'data\_s4.s' are set to be identical to those of the reference code (See 'L\_MP\_9.pdf')
- ☐ Build project and run simulation (See *Appendix B*)






- ☐ Design only the **software** part (ASM program)
  - You are not allowed to modify any other parts, e.g., the hardware part (RTL) of the target system
    - ✓ Otherwise, it won't be considered for evaluation





### ☐ FFT arithmetic's only in datapath


- FFT arithmetic's defined as bufferfly (additions/subtractions) and twiddle factor multiplications
- You are not allowed to use any other parts, e.g., the ALU inside RISC-V cores
  - ✓ Otherwise, it won't be considered for evaluation



FFT arithmetic's' allowed here



- ☐ Modify only (a part of) the body of *data\_m1.s* 
  - You are allowed to change only the paragraphs between "Edit code below" and "Edit code above"





- ☐ Modify only (a part of) the body of *data\_m1.s* (cont'd)
  - You should keep any other lines unchanged, for example,
     Makefile (that sets the instruction set to RV32I)
    - ✓ Otherwise, it won't be considered for evaluation.

```
THISDIR = $(shell dirname $(realpath $(lastword $(MAKEFILE LIST))))
                                                    VPATH = $(THISDIR)/../hw
TP MP25.zip
                                                    APPDIR = \$(THISDIR)/../sw
                                                    SIMDIR = $(THISDIR)/sim
   build UNIX
                                                              := /tools/binutils/riscv/riscv64-unknown-elf/bin/as
   Makefile
                                                    ASFLAGS := -march=rv32i -mabi=ilp32
                                                    OBJCOPY := /tools/binutils//riscv/riscv64-unknown-elf/bin/objcopy
                                                    PMFLAGS := -0 verilog --verilog-data-width=1 -j .text
                                                    DMFLAGS := -0 verilog --verilog-data-width=4 -j .data
hw
                                                    APP = data
                                                46
                                                    SRCS
                                                             := $(wildcard $(APPDIR)/*.s)
SW
                                                    OBJS
                                                             := $(SRCS:.s=.o)
                                                    PMS
                                                             := $(SRCS:.s=.PMb)
                                                    DMS
                                                             := $(SRCS:.s=.eDM)
                                                    SIMFLAGS := +fft size=64 +num sets=3
```



### **Evaluation**


- Submission completeness
  - Reproducibility (20pt)
- □ Accuracy
  - Functionality (40pt)
    - ✓ In comparison to the golden output (provided in the reference project)
- Performance
  - Execution time (20pt)
    - ✓ Won't be considered for evaluation, if functionality fails
- Documentation
  - Explanation of the handwritten ASM code (20pt)

# Reproducibility

- ☐ Make sure that your submission is **complete** 
  - In other words, it should be possible to reproduce your design together with the claimed accuracy and performance using only the files that you submitted by the submission deadline

# **Functionality**

- □ Run the simulation to check functionality (see Appendix B)
  - For the 3 output sets, all the 192 output samples must exactly match those in the golden output.



Type: | 라타 ▼ Severity: | 라타 ▼ Code: | All Compiler version U-2023.03-SP1 Full64: Runtime version U-2023.03-SP1 Full64: May 13 VCD+ Writer U-2023.03-SP1\_Full64 Copyright (c) 1991-2023 by Synopsys Inc. The design has assertions or cover properties. The assertion browser can be used to view them. Click on the assertion toolbar button The file '/home/test\_user/workspace/TP\_MP25\_r1/build\_UNIX/sim/inter.vpd' was opened su O rv32\_NxM\_fft.Uaxi\_switch\_mMsN.Uaxi\_slave\_default Error expecting 0 rv32\_NxM\_fft.Uaxi\_switch\_mMsN.Uaxi\_slave\_default Error AWID(0xxx) OINFO: While loading memory 'DM 2': Content file not found OINFO: While loading memory 'DM 3': Content file not found 5': Content file not found OINFO: While loading memory 'DM 2INFO: While loading memory 'DM 2': Content file not found 2INFO: While loading memory 'DM 3': Content file not found 2INFO: While loading memory 'DM 5': Content file not found 4INFO: While loading memory 'DM 2': Content file not found 4INFO: While loading memory 'DM 3': Content file not found 4INFO: While loading memory 'DM 5': Content file not found Output count has reached the total number of samples. - Total mismatches: 0 / 192 - SRAM 2: occupancy = 64 Test passed, Ending simulation, \*finish called from file "../../tb/tb\_mem\_IO.v", line 132. \$finish at simulation time Simulation complete, time is 70296000 ps. Log ΛHistory ΛSearch Files ΛSearch Identifiers ΛOpen.

Result of the code in the reference project

Result of the corrected code



### **Execution Time**

□ Run the target system to measure the execution time (see *Appendix A*)

```
Type: $|$ ▼ Severity: $|$ ▼ Code: All
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64; May 13 1
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button
 The file '/home/test_user/workspace/TP_MP25_r1/build_UNIX/sim/inter.vpd' was opened su
                    O rv32_NxM_fft.Uaxi_switch_mMsN.Uaxi_slave_default Error expecting
                    0 rv32_NxM_fft.Uaxi_switch_mMsN.Uaxi_slave_default Error AWID(0xxx)
                    OINFO: While loading memory 'DM
                                                             2': Content file not found
                    OINFO: While loading memory 'DM
                                                             3': Content file not found
                    OINFO: While loading memory 'DM
                                                             5': Content file not found
                    2INFO: While loading memory 'DM
                                                             2': Content file not found
                    2INFO: While loading memory 'DM
                                                             3': Content file not found
                                                             5': Content file not found
                    2INFO: While loading memory 'DM
                    4INFO: While loading memory 'DM
                                                             2': Content file not found
                    4INFO: While loading memory 'DM
                                                             3': Content file not found
                    4INFO: While loading memory 'DM
                                                             5': Content file not found
Output count has reached the total number of samples.
Validating bit-accurate output...
    - Total mismatches: 0 / 192
Checking SRAM occupancy...
     - SRAM 2: occupancy = 64
 Test passed, Ending simulation,
 *finish called from file "../,./tb/tb_mem_IO.v", line 132.
Simulation complete, time is 70296000 ps
               √Search Files      √Search Identifiers       √Open..
```



### **Documentation**

- ☐ Explain your handwritten ASM code
  - Only the paragraphs that you modified, i.e., those between "Edit code below" and "Edit code above"
  - Plus, if you provide as much code detail as possible




### **Submission**

- Deadline
  - May 30 (Fri), 15:00 GMT+9
- □ Only one zip file submission per team including the following files:
  - ASM code (data\_m1.s) (needed to reproduce your design)
  - Slideset file (PPT) (explaining the handwritten ASM code)
- ☐ Upload the zip file to the Ecampus
  - Send to <a href="mailto:chesterku2013@gmail.com">chesterku2013@gmail.com</a> as a backup
- ☐ You can post questions in the Ecampus (Q&A)
- □ Delayed submission will result in penalty!



# **TP2: FFT Accelerator** with Multiple Cores


- □ Overview
  - 3 RISC-V cores (RISC-V 0, 1, 2)
    - ✓ Not used for twiddle-factor multiplications & bufferflies
  - 3-by-8 AXI interconnect
  - SRAM
    - ✓ 1R1W
    - ✓ **5 banks** (SRAM 0, 1, 2, I/O, W)
    - √ 16,384 lines/bank, 4 bytes/line
  - R2 FFT engine
    - √ 5 32-bit I/O registers
    - ✓ Twiddle-factor multiplications & butterflies (done only here!)
  - Monitor
    - ✓ Counts No. output sets (3)



- ☐ File Tree
  - The same as for TP1
- □ Address map
  - The same as for TP1
- ☐ Data layout
  - The same as for TP1


# Reference Project

- □ Unzip 'TP\_MP25\_r3.zip'
  - The input, golden output and twiddle factor values in 'data\_s1.s' and 'data\_s4.s' are set to be identical to those of the reference code (See 'L\_MP\_9.pdf')
- ☐ Build project and run simulation (See *Appendix B*)






- ☐ Design only the **software** parts (ASM programs)
  - You are not allowed to modify any other parts, e.g., the hardware part (RTL) of the target system
    - ✓ Otherwise, it won't be considered for evaluation





### ☐ FFT arithmetic's only in datapath


- FFT arithmetic's defined as bufferfly (additions/subtractions) and twiddle factor multiplications
- You are not allowed to use any other parts, e.g., the ALU inside RISC-V cores
  - ✓ Otherwise, it won't be considered for evaluation



FFT arithmetic's' allowed here




- Modify only (a part of) the body of data\_m1.s, data\_m2.s, and data\_m3.s
  - You are allowed to change only the paragraphs between "Edit code below" and "Edit code above"





- Modify only (a part of) the body of data\_m1.s, data\_m2.s, and data\_m3.s (cont'd)
  - You should keep any other lines unchanged, for example,
     Makefile (that sets the instruction set to RV32I)
    - ✓ Otherwise, it won't be considered for evaluation.





- ☐ Do not skip the communication part
  - For each input/output set, load from/store to SRAM I/O
  - Compute on SRAM 0/1/2/W, not directly on SRAM I/O



#### **Evaluation**

- Submission completeness
  - Reproducibility (20pt)
- Accuracy
  - Functionality (20pt)
    - ✓ In comparison to the golden output (provided in the reference project)
    - ✓ Accompanied by code review (Q&A), if necessary
- Performance
  - Execution time (20pt)
    - ✓ Won't be considered for evaluation, if functionality fails
    - ✓ Accompanied by code review (Q&A), if necessary
- □ Cost
  - Effective memory capacity for SRAM 0~2 (20pt)
    - ✓ Defined as the **minimum** address region required for 3 input/output sets (see **Appendix D**)
    - ✓ The less capacity you propose, the better score you will get
- Documentation
  - Explanation of the handwritten ASM codes (20pt)




#### Reproducibility

- ☐ Make sure that your submission is **complete** 
  - In other words, it should be possible to reproduce your design together with the claimed accuracy and performance using only the files that you submitted by the submission deadline

### **Functionality**

- □ Run the simulation to check functionality (see Appendix B)
  - For the 3 output sets, all the 192 output samples must exactly match those in the golden output.





Result of the code in the reference project

Result of the corrected code



#### **Execution Time**

□ Run the target system to measure the execution time (see *Appendix A*)

```
Type: $|$ ▼ Severity: $|$ ▼ Code: All
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64; May 13 1
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button
 The file '/home/test_user/workspace/TP_MP25_r1/build_UNIX/sim/inter.vpd' was opened su
                   O rv32_NxM_fft.Uaxi_switch_mMsN.Uaxi_slave_default Error expecting
                   0 rv32_NxM_fft.Uaxi_switch_mMsN.Uaxi_slave_default Error AWID(0xxx)
                   OINFO: While loading memory 'DM
                                                           2': Content file not found
                   OINFO: While loading memory 'DM
                                                           3': Content file not found
                   OINFO: While loading memory 'DM
                                                           5': Content file not found
                   2INFO: While loading memory 'DM
                                                           2': Content file not found
                   2INFO: While loading memory 'DM
                                                           3': Content file not found
                                                           5': Content file not found
                   2INFO: While loading memory 'DM
                   4INFO: While loading memory 'DM
                                                           2': Content file not found
                   4INFO: While loading memory 'DM
                                                           3': Content file not found
                   4INFO: While loading memory 'DM
                                                           5': Content file not found
Output count has reached the total number of samples.
Validating bit-accurate output...
    - Total mismatches: 0 / 192
Checking SRAM occupancy...
    - SRAM 2: occupancy = 64
 Test passed, Ending simulation,
 *finish called from file "../,./tb/tb_mem_IO.v", line 132.
Simulation complete, time is 70296000 ps
```



#### **Documentation**

#### ☐ Screen capture of the simulation results

- Show (1) the functionality (p. 39) and (2) the execution time (p. 40)
- Plus, if the relevant roofline model is correctly provide
  - ✓ Samuel Williams, Andrew Waterman, and David Patterson. 2009. Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52, 4 (April 2009)

#### **Documentation**

- ☐ Clear explanation your handwritten ASM codes
  - Only the paragraphs that you modified, i.e., those between "Edit code below" and "Edit code above"
- ☐ Plus, if the relevant **ablation study** is well-documented
  - See Appendix C



#### **Submission**


- □ Deadline
  - June 12 (Thu), 15:00 GMT+9
- □ Only one zip file submission per team including the following files:
  - ASM codes (data\_m1.s, data\_m2.s, and data\_m3.s)
     (needed to reproduce your design)
  - Slideset file (PPT) (explaining the handwritten ASM code)
- ☐ Upload the zip file to the Ecampus
  - Send to <a href="mailto:chesterku2013@gmail.com">chesterku2013@gmail.com</a> as a backup
- ☐ You can post questions in the Ecampus (Q&A)
- □ Delayed submission will result in penalty!



# Appendix A: Installing MobaXterm and Connecting to the Server

# Installing MobaXterm


- ☐ Enter the link and download the file
  - https://mobaxterm.mobatek.net/download-home-edition.html






# **Installing MobaXterm**

☐ Unzip the file and double-click the program




#### **Double Click**






# Connecting to the Server

- ☐ Click the icons and enter 'Remote host' and 'Port' fields
  - Refer to the Notice page in the Ecampus



# Connecting to the Server

- ☐ Click the icons and enter *the username* and *the initial password* 
  - Refer to the Notice page in the Ecampus





# Connecting to the Server

☐ Enter *a new password* of your choice and press *R* to reconnect to the server

```
? MobaXterm Personal Edition v25.2 ?
                    (SSH client, X server and network tools)
      SSH session to test user(
        ? Direct SSH
        ? SSH compression :
        ? SSH-browser
        ? X11-forwarding : x (disabled or not supported by server)
     ➤ For more info, ctrl+click on help or visit our website.
You are required to change your password immediately (administrator enforced)
Activate the web console with: systemctl enable --now cockpit.socket
Last login:
WARNING: Your password has expired.
You must change your password now and login again!
                                                current passworu.
Current password:
                                                New password:
New password:
                                                Retype new password:
Retype new password:
                                                passwd: all authentication tokens updated successfully.
                        Enter
                                                Session stopped
                                                    - Press <Return> to exit tab
                                                     Press R to restart session
                                                    - Press 5 to save terminal output to file
```




# Appendix B: Building Project and Running Simulation



# **Building Project**

☐ Connect to the server (see *Appendix A*) and enter the following commands

mkdir workspace && cd workspace








# **Building Project**

☐ Upload 'TP\_MP25.zip' and unzip the file

#### unzip TP\_MP25.zip







### **Building Project**

☐ Change directory and build project

cd TP\_MP25/build\_UNIX/make


```
0
  inflating: TP MP25/tb/par emulator.v
  inflating: TP MP25/tb/tb mem IO.v
  inflating: TP MP25/tb/tb mem PMb.v
                  workspace]$ cd TP MP25/build UNIX/
[test user@
[test user@
                  build UNIX]$ make
/tools/binutils/riscv/riscv64-unknown-elf/bin/as -march=rv32i
space/TP MP25/build UNIX/../sw/data m1.s
/tools/binutils/riscv/riscv64-unknown-elf/bin/as
space/TP MP25/build UNIX/../sw/data m2.s
```





### **Running Simulation**

- ☐ Press F5 or click the icons to run simulation
  - Write your own ASM code and run again






# Appendix C: Documenting The Ablation Study



### **Ablation Study**

- ☐ Propose your ideas with the **metrics**(execution time)
  - For each idea you've implemented,
    - √ explain the idea briefly
    - ✓ and show the measurement of the speedup achieved with it.








### **Ablation Study**

☐ Present all successfully implemented ideas






# Appendix D: Effeictive Memory Capacity

# **Effective Memory Capacity**

#### □ Example\*

 Only lower 256/256/8-byte address region for SRAM 0/1/2 required for 3 input/output sets



Lower 8 bytes —

Lower 256 bytes

\* The effective memory capacity may be proposed to be more or less than in this example (the less capacity you propose, the better score you will get!)

