


States { idle
data
load


inputs { ps2d
ps2c
rx-en

11 bits in each packet

stop bit, odd parity bit, 8 data bits, start bit



FPGA clk (host) 10 times faster than ps2c.



d_out has 2 bytes in break codes: F0+ "-"

In FIFO, we get only one byte