# INDIAN INSTITUTE OF TECHNOLOGY JODHPUR



# Lab2 – SystemC RISC-V EEL7210 – Hardware Software Co-Design

Submitted by Rohit Mathur (M21AIE249)

Maximum Points: 10 Deadline: Feb 5, 2023

The deliverables for this assignment are at the following github repo:

https://github.com/m21aie249/eel7210-lab2

#### **Problem Statement:**

You are provided the code for Systemc-based RISCV processor at here:

https://github.com/binodkumar23/IITJ\_IDDEDA/tree/main/SystemC\_RISCV
The documentation for the code is available at here:
https://github.com/binodkumar23/IITJ\_IDDEDA/blob/main/SystemC\_RISCV/Design\_Project\_Report.pdf

## Tasks:

a) Simulate the processor design and understand the design code along with testbench.


The code at the given github repo was forked over, unnecessary files removed and then compiled and simulated.

# Commands used:

g++ -std=c++11 -o cpu\_testbench cpu\_testbench.cpp -I $$SYSTEMC_HOME/lib -lsystemc -lm$ 

# ./cpu\_testbench

### **Screenshot:**



b) Extend the processor design for at least 5 new instructions. Simulate these new instructions and explain this in your report.

**Step 1:** The original code had a few discrepancies in the opcodes and func3 and func7 assignments. All the codes were corrected[1], and simulation was redone to ensure nothing broke

**Step 2**: Handlers for the following instructions were added to the code:

- 1. sll: Shift Left Logical (R Type)
- 2. srl: Shift Right Logical (R Type)
- 3. lb: Load Byte (I Type)
- 4. blt: Branch < (B Type)
- 5. bge Branch >= (B Type)

**Step 3:** The testbench code has the instruction memory, the simulated program code was updated and the binary sequences [2] are as follows:

add x5, x0, x1 000000000010000000001010110011 sub x5, x0, x1 0100000000010000000001010110011 and x5, x0, x1 000000000001000001110010110011 or x5, x0, x1 000000000000100000110001010110011

This sequence was repeated twice.
Registers were initially programmed with these values:

```
register_memory[0] = 11;
register_memory[1] = 11;
register_memory[2] = 0;
register_memory[3] = 3;
register_memory[5] = 1;
```

**Step 4**: The code was simulated, and output was checked. The simulation terminated successfully with no errors

#### Commands used:

```
g++ -std=c++11 -o cpu_testbench cpu_testbench.cpp -I$SYSTEMC_HOME/include - L$SYSTEMC_HOME/lib - lsystemc - lm
```

./cpu\_testbench

```
Branch U 11
BGE @58 ns
Program Counter :928
Current Instruction 00000000000000000010000110000011
Data Memory Location: 00000010000100000111000101001111
Load Register at 3 value 528
00000010000100000111000101001111
Register at 3 value 34632015
060 ns
Program Counter :960
Current Instruction 000000000000000000000000110000011
Data Memory Location: 00000010000100000111000101001111
Load Register at 3 value 34632015
0000001000010000
Register at 3 value 528
@62 ns
Program Counter :992
Current Instruction 0000000000000010100000001100011
Data Memory Location: 00000010000100000111000101001111
BLT @64 ns
@65 ns Terminating simulation
(base) rohitmathurs@lab1:-/eel7210/eel7210-lab2$
```

# Other Information:

- 1. The VCD dump does not display the "instruction" sequence correctly. The code does not handle it, although there is a provision for it
- 2. Some signals are unused, such as cpu\_out, their purpose is not clear
- 3. The code is not equipped to provide meaningful messages for errors and corner cases. Did not add them for the scope of this lab exercise.

### References:

[1] RISC-V Instructions: https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf [2] RISC-V Instruction Encoder/Interpreter, LupLab @ University of California, Davis: https://luplab.gitlab.io/rvcodecjs/