
### M2PGi – Internet Of Things

Pr. Didier Donsez (didier.donsez@imag.fr)

Pr. Olivier Gruber (olivier.gruber@imag.fr)

Laboratoire d'Informatique de Grenoble Université de Grenoble-Alpes

### Embedded Development Spectrum – Overview



- STM32F405RG microcontroller
  - 168 MHz Cortex M4 CPU with hardware floating point
  - 1024 KB flash ROM
  - 192 KB RAM
  - Micro USB connector for power and serial communication
  - Micro SD card slot
  - GPIOs



MicroPython VM


PyBoard Hardware



#### French Tech – MicroEJ<sup>(1)</sup>



- Java for small and smart IoT devices
  - Similar virtualization technology as Android but *tighter* implementation
    - Android: \$15 processor, 32MB of memory
    - MicroEJ: \$1 processor, 128KB of memory
  - Google Cloud IoT Partners
    - IoT solutions that leverage Google's secure, global, and scalable infrastructure





#### First Part – Overview

- Widening your horizon as a developer
  - What you probably know about...



Probably application programming, right?

C, Java, JavaScript, Python...

Basic usage of your operating system, right?


File system and Graphical User Interface Maybe a hint of shell usage/scripting...

- What you probably know less about...



How do we program these?

Which tools do we use?



Bare-metal programming

### This Part Pedagogy

- Team learning, individual work
  - Hands-on learning and coding bare-metal software
  - Your own work-log: tracking what you do and what you learned
  - This work-log document is <u>first and foremost for you own records</u>
- The destination is not the goal, the goal is the learning along that path
  - Be curious... expand your skills and know-how
  - Discuss what you learned/understood
  - Explain to others Ask questions
  - WRITE DOWN WHAT YOU HAVE LEARNED
- Part-I Evaluation
  - No exam but weekly progress checkpoints
  - <u>Every week:</u> you will surrender your work (work-log and your code)
  - Your <u>weekly involvement</u> is the *largest part of your final grade*


### Bare-metal Development

- Bare-metal Software Basics
  - Runs directly on the "bare metal"
- Instruction Set Architecture (ISA)
  - Defines the instruction set (user and privileged)
  - Defines other privileged concepts (interrupts, traps, page tables, ...)
- Cross-development Toolchain
  - Compiler, linker, debugger, and other tools

Let's discuss regular Linux development first... with a twist...

It is a warm-up before bare-metal programming





### Bare Metal – Development Environment

- Using a real board
  - Relies on using a USB-Serial cable
  - For both JTAG and a console (/dev/ttyUSB0)
- JTAG through /dev/ttyUSB0
  - JTAG to upload the firmware
  - JTAG for hardware and software debugging
- Using a terminal emulator on your laptop
  - Terminal emulator like minicom or kermit
  - *Serial line for a console* (a command-line interface)

Bare-metal Software

**Real Machine** 







USB – Serial Cable – RS 232 JTAG debugging Console over serial Line

### Bare Metal – Development Environment

- Using an emulator QEMU
  - A regular Linux process
  - Emulates a machine for your bare-metal software
  - Direct support for GDB debugging
  - Serial line for a command-line interface



For your code: "The matrix is a prison that you cannot see, taste, or smell." Morpheus











**Terminal** 

For you: an all-software-development experience in the confort of your chair!



USB – Serial Cable – RS 232



© Pr. Olivier Gruber

#### Cross-compilation & QEMU-based Execution

```
MACHINE=versatilepb
CPU=cortex-a8
MEMSIZE IN KB=32
QEMU=gemu-system-arm
QEMU ARGS= -M $(MACHINE) -cpu $(CPU) -M $(MEMSIZE IN KB)K -nographic -serial mon:stdio
CFLAGS= -qqdb -DMEMORY="($(MEMSIZE IN KB)*1024)"
ASFLAGS= - aadb
CFLAGS+= -mcpu=$(CPU) -c -nostdlib -ffreestanding
LDFLAGS= -mcpu=$(CPU) -T kernel.ld -nostdlib -static
# Object files to build and link together
OBJS= startup.o main.o exception.o
# Compilation Rules
%.0: %.C
     arm-none-eabi-gcc $(CFLAGS) -0 $@ $<</pre>
%.0: %.S
     arm-none-eabi-as $(ASFLAGS) -0 $@ $<</pre>
# Build and link all, producing an ELF and binary
all: $(0BJS)
     arm-none-eabi-ld $(LDFLAGS) $^ -0 kernel.elf
     arm-none-eabi-objcopy -0 binary kernel.elf kernel.bin
run: all
  $(QEMU) $(QEMU ARGS) -device loader, file=kernel.elf
debug: all
  $(QEMU) $(QEMU ARGS) -device loader,file=kernel.elf -gdb tcp::1234 -S
```

**QEMU** 

gdb-server

#### In one terminal:

- cross-compile and link your kernel
- launch QEMU to load your kernel

# \$ arm-none-eabi-gcc -ggdb -o kernel.elf \*.o \$ qemu-system-arm ... kernel.elf

#### In another terminal:

- launch your ARM debugger as usual,
- but attach to a remote target

fork/
excecv

Shell

stdin
stdout

Linux kernel

Hardware

Shell

**Nota Bene:** use short notation

tar rem :1234

target remote localhost:1234

```
$ qemu-system-arm -M versatilepb -cpu cortex-a8 -m "32K"
-nographic -serial mon:stdio -device loader,file=kernel.elf
```


Where is the execution stopped at?  $\rightarrow$  At address 0x0000-0000.

Why is it stopped there?
What code is there to execute?
How did we build that code?


### Bare-metal Development Basics


- Bare-metal Software
  - Runs directly on the "bare metal"
- Instruction Set Architecture (ISA)
  - Defines the instruction set (user and privileged)
  - Defines other privileged concepts (page tables, traps, interrupts, ...)
- Cross-development Toolchain
  - Compiler, linker, debugger, and other tools
- Using Integrated Development Environments (IDEs)







#### Hardware – Basics










#### Registers



#### **Processor:**

Fetch instruction @pc
Decode instruction
pc = pc + sizeof(instruction)
Execute instruction

#### **Processor**



Only two operations:

- value ← **load**(address)
- store(address,value)

both for data and code...

#### **Memory**



**Bus/Interconnect** 

Table 4-1: System-Level Address Map

### **Processor Reset**→ pc=0x0 000-0000

## With: OCM is mapped low

#### **Boot Steps:**

- initialize DDR controller
- copy code to DDR above 0x0004-0000
- jump there
- map OCM high
- initialize devices
- Load next stage...

Address Range	CPUs and ACP	AXI_HP	Other Bus Masters <sup>(1)</sup>	Notes
0000-0000 to 0000-FFFF	ОСМ	ОСМ	ОСМ	Address not filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF (2)	DDR	ОСМ	ОСМ	Address filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF\=	DDR			Address filtered by SCU and OCM is not mapped low
				Address not filtered by SCU and OCM is not mapped low
0004_0000 to 0007_FFFF	DDR			Address filtered by SCU
0004_0000 to 0007_FFFF				Address not filtered by SCU
0008_0000 to 000F_FFFF	DDR	DDR	DDR	Address filtered by SCU
0008_0000 to 000F_FFFF		DDR	DDR	Address not filtered by SCU <sup>(3)</sup>
0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
4000_0000 to 7FFF_FFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
8000_0000 to BFFF_FFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
FC00_0000 to FDFF_FFFF <sup>(4)</sup>	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
EEEC 0000 to EEEE EEE (2)	ОСМ	ОСМ	ОСМ	OCM is mapped high
FFFC_0000 to FFFF_FFFF (2)				OCM is not mapped high

#### **Memory Map:**

Normal memory (DDR) from 0x0000-00000 to 0x3FFF-FFF

#### **Processor Reset:**


 $\rightarrow$  pc=0x0 000-0000

So the entry point of the stage two kernel is at 0x0000-0000

Table 4-1: System-Level Address Map

Address Range	CPUs and ACP	AXI_HP	Other Bus Masters <sup>(1)</sup>	Notes
	ОСМ	ОСМ	ОСМ	Address not filtered by SCU and OCM is mapped low
	DDR	ОСМ	ОСМ	Address filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF (P)	DDR			Address filtered by SCU and OCM is not mapped low
				Address not filtered by SCU and OCM is not mapped low
0004_0000 to 0007_FFFF	DDR			Address filtered by SCU
0004_0000 to 0007_FFFF				Address not filtered by SCU
0008_0000 to 000F_FFFF	DDR	DDR	DDR	Address filtered by SCU
0008_0000 to 000F_FFFF		DDR	DDR	Address not filtered by SCU <sup>(3)</sup>
0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
4000_0000 to 7FFF_FFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
8000_0000 to BFFF_FFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
FC00_0000 to FDFF_FFFF(4)	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
(2)	ОСМ	ОСМ	ОСМ	OCM is mapped high
FFFC_0000 to FFFF_FFFF (2)				OCM is not mapped high

### Linker Script – Code / Data Memory Layout



### Assembly Exception Vector & Code ("exception.s")

```
// will be loaded at 0x0000-0000
     ldr pc, reset handler addr
    ldr pc, undef handler addr
    ldr pc, swi handler addr
    ldr pc, prefetch abort handler addr
    ldr pc, data_abort_handler addr
    ldr pc, unused addr
    ldr pc, irq handler addr
    ldr pc, fig handler addr
// see previous slide: assembly boot code...
reset handler addr: .word reset handler
undef handler addr: .word _undef_handler
swi handler addr: .word swi handler
prefetch abort handler addr: .word prefetch_abort_handler
data abort handler addr: .word data abort handler
not used addr: .word not used handler
irg handler addr: .word isr handler
fig handler addr: .word fig handler
isr handler:
     b isr handler
 unused handler:
     b unused handler // unexpected fast interrupt
fig handler:
     b fiq handler // unexpected fast interrupt
 undef handler:
     b undef handler // unexpected trap for an undefined instruction
 swi handler:
     b swi handler // unexpected software interrup
prefetch abort handler:
     b prefetch abort handler // unexpected prefetch-abort trap
 data abort handler:
     b data abort handler // unexpected abort trap
```

Stage2 execution starts at 0x0000-0000...

This is where QEMU starts the execution, after loading your ELF file. In other words, QEMU provides the state1.

Use different labels and loops to see the reason when something did go wrong...
Especially when accessing invalid Memory via stray pointers...

### Cortex-A8 – Assembly Boot Code ("startup.s")

```
.global reset handler
reset handler:
   * Set the core in the SYS MODE, with all interrupts disabled.
           cpsr c,#(CPSR SYS MODE | CPSR IRQ FLAG | CPSR FIQ FLAG)
   msr
   /* set the C stack pointer for the SYS MODE */
           sp,=stack top
   * Clear out the bss section, located from bss start to bss end.
   * This is a C convention, the GNU GCC compiler will group
   * all global variables that need to be zeroed on startup
    * in the bss section of the ELF.
          r4, = bss start
   ldr
          r9, = bss end
   ldr
          r5. \# \overline{0}
   mov
1:
          r4!, {r5}
   stmia
          r4, r9
   cmp
   blo
          1b
   * Set the GCC frame-pointer to null
   * and then upcall the C entry function _start(void)
   */
   eor rl1, rl1, rl1
   ldr r3,= start
   blx r3
halt:
    b halt // in case the function " start" returns...
```

Setup the processor mode, and disable all interrupts Then set the stack pointer.

Then clear the "bss data"

Done with assembly, for now, upcalling C code...

	•		Privilege	ed modes			
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt	
R0	R0	R0	R0	R0	R0	R0	
R1	R1	R1	R1	R1	R1	R1	
R2	R2	R2	R2	R2	R2	R2	
R3	R3	R3	R3	R3	R3	R3	
R4	R4	R4	R4	R4	R4	R4	
R5	R5	R5	R5	R5	R5	R5	
R6	R6	R6	R6	R6	R6	R6	
R7	R7	R7	R7	R7	R7	R7	
R8	R8	R8	R8	R8	R8	R8_fiq	
R9	R9	R9	R9	R9	R9	R9_fiq	
R10	R10	R10	R10	R10	R10	R10_fiq	
R11	R11	R11	R11	R11	R11	R11_fiq	
R12	R12	R12	R12	R12	R12	R12_fiq	
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq	Danked registers
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq	Banked registers
PC	PC	PC	PC	PC	PC	PC	
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq	Banked register

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

We will discuss interrupts later...

### Hardware – Peripherals





Table 4-1: System-Level Address Map

Address Range	CPUs and ACP	AXI_HP	Other Bus Masters <sup>(1)</sup>	Notes
	ОСМ	ОСМ	ОСМ	Address not filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF(2)	DDR	ОСМ	ОСМ	Address filtered by SCU and OCM is mapped low
0000_0000 to 0003_FFFF	DDR			Address filtered by SCU and OCM is not mapped low
				Address not filtered by SCU and OCM is not mapped low
0004_0000 to 0007_FFFF	DDR			Address filtered by SCU
0004_0000 to 0007_FFFF				Address not filtered by SCU
0008_0000 to 000F_FFFF	DDR	DDR	DDR	Address filtered by SCU
0008_0000 to 000F_FFFF		DDR	DDR	Address not filtered by SCU <sup>(3)</sup>
0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
4000_0000 to 7FFF_FFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
8000_0000 to BFFF_FFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
FC00_0000 to FDFF_FFFF(4)	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
PPPG 0000 to PPPP PPP (2)	ОСМ	ОСМ	ОСМ	OCM is mapped high
FFFC_0000 to FFFF_FFFF (2)				OCM is not mapped high


Range of memory to dialog with peripherals

Table 4-6: I/O Peripheral Register Map

Register Base Address	Description
E000_0000, E000_1000	UART Controllers 0, 1
E000_2000, E000_3000	USB Controllers 0, 1
E000_4000, E000_5000	I2C Controllers 0, 1
E000_6000, E000_7000	SPI Controllers 0, 1
E000_8000, E000_9000	CAN Controllers 0, 1
E000_A000	GPIO Controller
E000_B000, E000_C000	Ethernet Controllers 0, 1
E000_D000	Quad-SPI Controller
E000_E000	Static Memory Controller (SMC)
E010_0000, E010_1000	SDIO Controllers 0, 1



© Pr. Olivier Gruber




### **UART** Device Example

#### From the Zynq-7000/R1P8 Technical Reference Manual

- Control Register (32-bits *CR*)
- Status Register (32-bits *SR*)
- Transmit (*TX*) & Receive (*RX*) FIFO

FIFO depths: 8 registers



#define UART_CR	0x0000 /* UART Control Register */
#define UART_MR	0x0004 /* UART Mode Register */
#define UART_IER	0x0008 /* Interrupt Enable Register */
#define UART_IDR	0x000C /* Interrupt Disable Register */
#define UART_IMR	0x0010 /* Interrupt Mask Register */
#define UART_ISR	0x0014 /* Channel Interrupt Status Register */
#define UART_BAUDGEN	0x0018 /* Baude Rate Generator Register */
#define UART_RXTOUT	0x001C /* Receiver Timeout Register */
#define UART_RXWM	0x0020 /* Receiver FIFO Trigger Level Register */
#define UART_MODEMCR	0x0024 /* Modem Control Register */
#define UART_MODEMSR	0x0028 /* Modem Status Register */
#define UART_SR	0x002C /* Channel Status Register */
#define UART_FIFO	0x0030 /* Transmit & Receive FIFO */
#define UART_BAUDDIV	0x0034 /* Baud Rate Divider Register */
#define UART_FLOWD	0x0038 /* Flow Control Delay Register */
#define UART_TXWM	0x0044 /* Transmitter FIFO Trigger Level Register */

relevant mmio registers

FIFO Queues TX RX

### UART – Input

```
#define UART SR
                         0x002C /* Channel Status Register */
                         0x0030 /* Transmit & Receive FIFO */
#define UART FIFO
* Channel Status Register (UART SR)
* Bit-field masks:
#define UART SR TNFUL (1 << 14)
#define UART_SR_TTRIG (1 << 13)
#define UART SR FDELT (1 << 12)
#define UART_SR_TACTIVE (1 << 11)
#define UART SR RACTIVE (1 << 10)
#define UART_SR_TFUL (1 << 4)
#define UART SR TEMPTY (1 << 3)
#define UART SR RFUL (1 << 2)
                                    // Mask to know if the RX FIFO is empty.
#define UART SR REMPTY (1 << 1)
#define UART SR RTRIG (1 << 0)
```

```
/*
  * Reads one byte, if available, otherwise spin-waits.
  */
uint8_t
uart_read(void* uart){
  while((mmio_read32(uart,UART_SR) & UART_SR_REMPTY))
  ;
  return mmio_read32(uart,UART_FIFO);
}
```

### UART – Input

```
0x002C /* Channel Status Register */
#define UART SR
                        0x0030 /* Transmit & Receive FIFO */
#define UART FIFO
* Channel Status Register (UART SR)
* Bit-field masks:
#define UART SR TNFUL (1 << 14)
#define UART_SR_TTRIG (1 << 13)
#define UART SR FDELT (1 << 12)
#define UART_SR_TACTIVE (1 << 11)
#define UART_SR_RACTIVE_(1 << 10)
#define UART SR TFUL (1 << 4)
                                 // Mask to know if the TX FIFO is full.
#define UART SR TEMPTY (1 << 3)
#define UART_SR_RFUL (1 << 2)
#define UART SR REMPTY (1 << 1)
#define UART_SR_RTRIG (1 << 0)
     * Writes one byte, if there is room to do so, otherwise spin-waits.
    void
    uart write(void* uart, uint8 t bits){
      while((mmio read32(uart,UART SR) & UART SR TFUL))
      mmio_write32(uart,UART FIFO, bits);
```

#### • Documents

- Versatile Application Baseboard for ARM926EJ-S User Guide
- Programmer's Reference, section 4.1, « Memory Map » (page 140)
- Look for the UART-0 interface base address: 0x101F1000 0x101F1FFF
- But how do we know which UART?
  - Same document, section 3.18 in the hardware description now (page 124)
  - In the Figure 3-31, UARTS are PL011 PrimeCell
- We can also ask QEMU
  - Just to make sure QEMU emulates faithfully the VersatilePB board

#### 4.1 Memory map

The locations for memory, peripherals, and controllers are listed in Table 4-1.

Table 4-1 Memory map

Peripheral	Location	Interrupt <sup>a</sup> PIC and SIC	Address	Region size
MPMC Chip Select 0. Normally the bottom 64MB of SDRAM (During boot remapping, this can be NOR flash, Disk-on-Chip, or static expansion memory)	Board	PIC21, SIC21	0x00000000- 0x03FFFFFF	64MB

Table 4-1 Memory map (continued)

Peripheral	Location	Interrupt <sup>a</sup> PIC and SIC	Address	Region size
Smart Card 0 Interface	Dev. chip	PIC 15	0x101F0000- 0x101F0FFF	4KB
UART 0 Interface	Dev. chip	PIC 12	0x101F1000- 0x101F1FFF	4KB
UART 1 Interface	Dev. chip	PIC 13	0x101F2000- 0x101F2FFF	4KB
UART 2 Interface	Dev. chip	PIC 14	0x101F3000- 0x101F3FFF	4KB




Figure 3-31 UARTs block diagram

### Asking QEMU – What is the Illusion?



```
$ qemu-system-arm -M versatilepb -cpu cortex-a8 -m "32K"
Open the QEMU
                           -nographic -serial mon:stdio -device loader,file=kernel.elf
console, hit:
                         QEMU 8.2.2 monitor - type 'help' for more information
Ctrl-A c
                         (gemu) info gtree
                         bus: main-system-bus
                          dev: pl011, id ""
                           gpio-out "sysbus-irq" 6
                                                                                                        QEMU
                           clock-in "clk" freq hz=0 Hz
                                                                                                      gdb-server
                           chardev = "serial0"
Close the QEMU
                           migrate-clk = true
console, hit again:
                           mmio 00000000<mark>101f1000</mark>/000000000000<mark>01000</mark>
Crtl-A c <
                        (qemu)
```

To kill QEMU hit: Crtl-A x







Serial Line



VersatilePB

### Asking QEMU – Stop the Illusion!



Open the QEMU console and quit the emulation


\$ qemu-system-arm -M versatilepb -cpu cortex-a8 -m "32K" -nographic -serial mon:stdio -device loader,file=kernel.elf

**QEMU 8.2.2 monitor - type 'help' for more information** 

Crtl-A c

(qemu) quit

Or simply use **Ctrl-A x** 









Serial Line



VersatilePB

### Being Efficient... Master Tools

#### • QEMU

- Just enough...

#### • GNU Toolchain

- Make / Compiler / Debugger
- There is no way around it...

#### • IDE

- Like VsCode or Eclipse
- These tools can help your productivity
- But only if you master them

You really have to know more than just the basics for bare-metal sofware development...

During the first weeks, you will have no other way to debug, there is no "*printf*"...

### VsCode – QEMU Debug Configuration

Install plugin: Native Debug from WebFreak

Launch VsCode in the directory where there is your makefile (this is a single workspace setting)


Create ".vscode/launch.json" and the configuration to debug by attaching to the *QEMU gdb-server* accepting connections on *port 1234*.

This configuration assumes the makefile produced the final executable in the file "kernel.elf" as an ELF format.

**Note:** you could use Microsoft pluging for C/C++ but it has a poor support for the GDB console

```
"version": "0.2.0",
"configurations": [
  "name": "Native Debug",
  "type": "gdb",
  "request": "attach",
  "stopAtConnect": true,
  "executable": "${workspaceFolder}/kernel.elf",
  "target": "localhost:1234",
  "remote": true,
  "gdbpath": "gdb-multiarch",
  // "gdbpath": "arm-none-eabi-gdb",
  "cwd": "${workspaceRoot}",
  "autorun": [
     "set substitute-path /vagrant ."
```

### Eclipse – QEMU Debug Configuration



Requires to install the plugins for development in C Look for the plugin "CDT"


### Eclipse – QEMU Debug Configuration

Java Applet

Ju JUnit

Java Application

Launch Group



Port number:

Remote timeout (seconds):

Host name or IP address: localhost

1234

given to QEMU

same port as the one

### This Week – Expected Work

#### Setup

- Install all the needed software

#### • Build and run

- The system will do nothing...
- It will actually "panic" silently...

#### Understand

- The given project
- Makefile and source code

#### • Bare-metal Coding


- Get the UART0 to work
- Should provide an "echo console"

There is a lot to understand...
A lot of know-how to acquire...
This means you should have
a lot of questions next week...

### Warning...

#### • The usal *misunderstanding*...

- Just reading is not enough
- Understanding is not know-how
- Rigorous learning is required
- Work log...
  - Think:
    - What will I need in *12 months* to be able to restart on this project with a minimal ramp-up time... About the code and the concepts!
  - Write:
    - In your own words
    - Not copying my slides, or Wikipedia, or ChatGPT...



#### Evaluation...

- Mostly your work log
  - Filled every week, as you do the work
  - Date everything, Never delete anything
  - But improve, rewrite to clarify/correct
- Examples of sections on what you learn
  - Cross-compiling
  - Compiling and linking for bare-metal
  - Linker script and ELF basics
  - Makefile basics
  - QEMU basics
  - GDB cheat sheet
  - ARM assembly cheat sheet
  - UART PL011 necessary details

- Use a git repository
  - One directory for the worklog
  - One directory per steps
- Over the 4 weeks
  - There will be several steps
  - Use a different git-branch per step
  - Step branches merged back onto the master