
Homework #2 Question 1 (30%)

```
module fsm (state, odd, even, terminal, pause, restart, clk, rst);
input pause, restart, clk, rst;
output [1:0] state;
output odd, even, terminal;
reg [1:0] state;
reg odd, even, terminal;
parameter [1:0] FIRST = 2'b11;
parameter [1:0] SECOND = 2'b01;
parameter [1:0] THIRD = 2'b10;
always ff @(posedge clk or posedge rst) // sequential
begin
 if (rst) state <= FIRST;
 else
 begin
    case(state)
      FIRST: if (restart | pause) state <= FIRST;</pre>
               else state <= SECOND;</pre>
      SECOND: if (restart) state <= FIRST:
               else if (pause) state <= SECOND;</pre>
               else state <= THIRD;</pre>
      THIRD: if (!restart & pause) state <= THIRD;
               else state <= FIRST;
      default: state <= FIRST;</pre>
    endcase
 end
end
// output logic described using procedural assignment
always comb
begin
 odd = (state == FIRST) | (state == THIRD);
 even = (state == SECOND);
 terminal = (state == THIRD) & (restart | !pause);
end
endmodule
```

- Compile this state machine, that we analyzed in class
- Hand in an annotated simulation of this state machine (use Quartus simulator or Modelsim)
- Draw by hand and hand in the schematic of the logic defined in the Verilog code

Question 2 (30%)

- 1. Look at the state diagram on the next slide. Note that the outputs are in red while the inputs are in black. There is one new input (goto_third) and two new 3-bit outputs (Out1 and Out2).
- Write and hand in Verilog/VHDL code to implement the state machine in a way that <u>does not have glitches</u>.
- Compile in Quartus and hand in an annotated simulation of this state machine (use Quartus simulator or Modelsim)
- 4. Hand in a hand-drawn schematic of the logic that the Verilog/VHDL code is describing.



Question 3 (40%)

 Hand in a hand-drawn schematic of the FSM "viterbi_ctrl" that we saw in class.

Pay attention to the following

- For clarity hand drawn schematics should use higher level primitives such as muxes, adders, and multi-bit registers. Do not decompose these into gates/flip-flops.
- Using an RTL viewer and copying the results by hand will be considered cheating.
- Draw as neatly as possible.
- In the annotated simulations, make sure that your annotations show that you understand what is going on in the simulation.