

```

1  module shared_access_to_one_current_state_machine
2  #(
3  parameter N = 32,
4  parameter M = 8
5
6  )
7  (
8
9  output reg [(N-1):0] output_arguments,
10 output logic start_target_current_state_machine,
11 input target_current_state_machine_finished,
12 input sm_clk,
13 input logic start_request_a,
14 input logic start_request_b,
15 output logic finish_a,
16 output logic finish_b,
17 output logic reset_start_request_a,
18 output logic reset_start_request_b,
19 input [(N-1):0] input_argumnets_a,
20 input [(N-1):0] input_argumnets_b,
21 output reg [(M-1):0] received_data_a,
22 output reg [(M-1):0] received_data_b,
23 input reset,
24 input [M-1:0] in_received_data
25 );
26
27 logic register_data_a_enable;
28 logic register_data_b_enable;
29 logic select_b_output_parameters;
30
31 reg [12:0] state, current_state;
32
33 assign output_arguments = ( (select_b_output_parameters) ? input_argumnets_b :
input_argumnets_a);
34 assign received_data_a = ( (register_data_a_enable)? in_received_data: 0 ) ;
35 assign received_data_b = ( (register_data_b_enable)? in_received_data: 0 ) ;
36
37 parameter [ 11:0]      check_start_a = 12'b0000_00000000, // 0  // state_output
38                        give_start_a= 12'b0001_00000110, //262
39                        wait_for_finish_a= 12'b0010_00000000, //512
40                        register_data_a= 12'b0011_01000000, // 832
41                        give_finish_a= 12'b0100_00010000, //1040
42                        check_start_b=12'b0101_00000001, //1281
43                        give_start_b= 12'b0110_00001011, //1547
44                        wait_for_finish_b= 12'b0111_00000001, //1793
45                        register_data_b= 12'b1000_10000001, //2177
46                        give_finish_b=12'b0001_00100001; // 289
47
48
49      // [0]select_b_output_parameters
50      // [1] start_target_current_state_machine //
51      // [2]reset_start_request_a //
52      // [3]reset_start_request_b //
53      // [4]finish_a//
54      // [5]finish_b //
55      // [6]register_data_a_enable
56      // [7]register_data_b_enable
57
58 always_ff@(posedge sm_clk, posedge reset) begin
59
60     if(reset) state<=check_start_a;
61     else state <= current_state;
62
63     end
64
65 always_comb begin
66
67     case(state)

```

```

69         check_start_a:
70
71             if (start_request_a) current_state = give_start_a;
72             else current_state = check_start_b;
73
74         give_start_a: current_state = wait_for_finish_a;
75
76         wait_for_finish_a:
77
78             if ( target_current_state_machine_finished) current_state = register_data_a;
79             else current_state = wait_for_finish_a;
80
81         register_data_a: current_state = give_finish_a;
82
83         give_finish_a: current_state = check_start_b;
84
85         check_start_b:
86
87             if ( start_request_b) current_state = give_start_b;
88             else current_state = check_start_a;
89
90         give_start_b: current_state = wait_for_finish_b;
91
92         wait_for_finish_b:
93
94             if(target_current_state_machine_finished) current_state = register_data_b;
95             else current_state = wait_for_finish_b;
96
97         register_data_b: current_state = give_finish_b;
98
99         give_finish_b: current_state = check_start_a;
100
101     endcase
102
103 end
104
105 assign {
106     register_data_b_enable, // [7]
107     register_data_a_enable, // [6]
108     finish_b ,// [5]
109     finish_a, // [4]
110     reset_start_request_b, // [3]
111     reset_start_request_a, // [2]
112     start_target_current_state_machine, // [1]
113     select_b_output_parameters // [0]
114 } = state[7:0];
115
116
117
118 endmodule

```