```
module trap_edge(
input logic clk,
input logic async_sig,
input logic reset,
output logic trapped_edge
);


logic high_edge;

sync sync1(
.clk(clk),
.async_sig(async_sig),
.high_edge(high_edge)
);

mux mux1(
.signal_in(high_edge),
.reset(reset),
.signal_out(trapped_edge)
);

endmodule

////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

module sync(
input logic clk,
input logic async_sig,
output logic high_edge
);

logic n1;

always_ff@(posedge clk) begin

    n1<= async_sig;
    high_edge<= n1;

end

endmodule

////////////////////////////////////////////////////////////////////////////////
```

```
70
71
72  module mux(
73  input logic signal_in,
74  input logic reset,
75  output logic signal_out
76  );
77
78  reg flag;
79
80  always@(*) begin
81
82      if ( reset) begin
83          flag <= 0;
84          signal_out<= 0;
85      end
86
87      else begin
88          if ( flag == 1 | signal_in == 1) begin
89
90              signal_out <= 1;
91              lag <= 1;
92          end
93
94          else begin
95
96              signal_out <= 0;
97              flag <= 0;
98          end
99
100     end
101
102 end
103
104 endmodule
105
106
107
```