

```

1 // the circuit can be used as a delay block
2 //
3 // in this set up it decreases the frequency of input signal change to output change by
  a factor of 3
4
5
6 ///////////////
7 module HW1Q7( input logic async_sig,
8               input logic outclk,
9               output logic out_sync_sig,
10              input logic VCC,
11              input logic GND);
12
13 wire QA,QB,QC;
14 wire Q_1;
15
16
17 FDC A(.D(VCC),.Q(QA),.C(async_sig),.clr(Q_1));
18 FDC B(.D(QA),.Q(QB),.C(outclk),.clr(GND));
19 FDC C(.D(QB),.Q(out_sync_sig),.C(outclk),.clr(GND));
20 FDC FDC_1(.D(out_sync_sig),.Q(Q_1),.C(outclk),.clr(GND));
21
22 endmodule
23
24
25 ///////////////////////////////////////////////////
26
27
28
29 module FDC( D, Q, C, clr);
30
31 input logic C, D, clr; // D is in // C is clock // clr is reset
32 output logic Q; // Q is out
33
34
35 always_ff@( posedge C, posedge clr) begin
36
37 if (clr) // if reset
38 Q<=0; // out is zero
39
40 else
41
42 Q<=D; // else out is in
43
44 end
45
46
47 endmodule
48
49 ///////////////////////////////////
50 module HW1Q7_TB();
51
52
53 reg async_sig_tb;
54 reg outclk_tb;
55 wire out_sync_sig_tb;
56 reg VCC_TB, GND_TB;
57
58
59 HW1Q7 HW1Q7TB( .async_sig(async_sig_tb), .outclk(outclk_tb),
60               .out_sync_sig(out_sync_sig_tb),
61               .VCC(VCC_TB), .GND(GND_TB));
62
63
64 initial forever begin
65 outclk_tb = 0;
66 #1;
67 outclk_tb = 1;
68 #1;

```

```
69
70     end
71
72     initial forever begin
73
74         async_sig_tb = 0;
75         #2;
76         async_sig_tb = 1;
77         #2;
78
79     end
80
81     initial begin
82
83         VCC_TB = 1;
84         GND_TB = 0;
85
86     end
87
88 endmodule
```