```
1
    module SC SM TB();
 2
 3
    parameter N = 32;
 4
    parameter M = 8;
 5
 6
    wire [(N-1):0] output arguments tb;
 7
    wire start target current state machine tb;
8
9
    wire finish a tb;
10
    wire finish b tb;
11
    wire reset start request a tb;
    wire reset_start_request_b_tb;
12
13
     wire [(M-1):0] received data a tb;
     wire [(M-1):0] received_data_b_tb;
14
15
16
     reg sm clk tb;
17
18
     reg reset tb;
19
     reg target current state machine finished tb;
20
     reg start request a tb;
21
     reg start_request_b_tb;
22
23
     reg [(N-1):0] input argumnets a tb;
24
     reg [(N-1):0] input argumnets b tb;
25
     reg [M-1:0] in_received_data_tb;
26
     assign input_argumnets a tb = 5;
27
28
     assign input_argumnets_b_tb = 3;
29
     assign in received data tb = 7;
30
31
32
     shared access to one current state machine smtb(
33
     .output arguments (output arguments tb),
34
35
     .start_target_current_state_machine(start_target_current_state_machine_tb),
36
     .target current state machine finished (target current state machine finished tb),
37
     .sm clk(sm clk tb),
38
     .start_request_a(start_request_a_tb),
39
     .start_request_b(start_request_b_tb),
40
     .finish a(finish a tb),
41
    .finish b(finish b tb),
42
    .reset start request a (reset start request a tb),
43
    .reset start request b (received data b tb),
44
     .input argumnets a (input argumnets a tb),
45
     .input argumnets b(input argumnets b tb),
46
     .received data a (received data a tb),
47
     .received data b (received data b tb),
48
     .reset(reset tb),
49
     .in_received_data(in_received_data tb)
50
51
52
     initial forever begin //clock
53
54
     sm clk tb = 0;
55
     #1;
56
     sm_clk_tb = 1;
57
     #1;
58
59
60
     end
61
62
63
     initial begin
reset tb = 0;
65
     target current state machine finished tb= 0;
66
     start request a tb = 1;
67
     start_request_b_tb = 0;
68
     #1;
69
```

```
70
    reset tb = 1;
 71
     target current state machine finished tb= 0;
 72
     start request a tb = 1;
 73
      start request b tb = 0;
 74
 75
 76 reset tb = 0;
 77 target current state machine finished tb= 0;
 78 start request a tb = 1;
 79
     start request b tb = 0;
 80
      #1;
 81
 82
     reset tb = 0;
 83
      target current state machine finished tb= 0;
 84
      start request a tb = 1;
      start request_b_tb = 0;
 85
 86
      #1;
 87
 88
     reset tb = 0;
 89 target current state machine finished tb= 0;
 90 start request a tb = 1;
 91
      start_request_b tb = 0;
 92
      #2;
 93
 94
 95
     reset tb = 0;
 96
    target current state machine finished tb= 1;
 97
    start_request_a_tb = 1;
 98 start_request_b_tb = 0;
99
      #1;
100
101
   reset tb = 0;
102 target current state machine finished tb= 1;
    start request a tb = 0;
103
104
     start request b tb = 0;
105
      #2;
106
107
     108
     reset_tb = 0;
109
    target current state machine finished tb= 0;
110 start request a tb = 0;
111
      start request b tb = 1;
112
      #2;
113
114
     reset tb = 0;
115
     target current state machine finished tb= 0;
116
      start request a tb = 0;
117
      start request b tb = 1;
118
      #1;
119
120 reset tb = 0;
121 target current state machine finished tb= 0;
122
    start request a tb = 0;
123
     start request b tb = 1;
124
      #1;
125
126
     reset tb = 0;
127
      target_current_state_machine finished tb= 0;
128
      start request a tb = 0;
129
      start_request_b_tb = 1;
130
      #2;
131
132
133
     reset tb = 0;
134
     target current state machine finished tb= 1;
135
      start request a tb = 0;
136
      start_request_b_tb = 1;
137
      #1;
138
```

```
139    reset_tb = 0;
140    target_current_state_machine_finished_tb= 1;
141    start_request_a_tb = 0;
142    start_request_b_tb = 0;
143    #2;
144
145
146    end
147
148    endmodule
```