```
module trap edge(
1
2
   input logic clk,
3
   input logic async sig,
   input logic reset,
4
5
   output logic trapped edge
6
7
8
9
   logic high edge;
10
11 sync sync1(
12
   .clk(clk),
13
   .async sig(async sig),
14
   .high edge (high edge)
15
   );
16
17
  mux mux1(
18
  .signal in(high edge),
19
  .reset(reset),
20
  .signal out(trapped edge)
21
  );
22
23
   endmodule
24
   25
   26
27
28
   module sync(
29
   input logic clk,
30
   input logic async sig,
31
   output logic high edge
32
   );
33
34
   logic n1;
35
36
   always ff@(posedge clk) begin
37
38
      n1<= async sig;
39
      high edge<= n1;
40
41
   end
42
43
   endmodule
44
45
   46
47
```

```
71
 72
      module mux(
 73
      input logic signal in,
 74
      input logic reset,
 75
      output logic signal_out
 76
      );
 77
 78
     reg flag;
 79
 80
     always@(*) begin
 81
 82
          if ( reset) begin
 83
              flag <= 0;
 84
               signal out<= 0;</pre>
 85
          end
 86
 87
          else begin
 88
              if ( flag == 1 | signal in == 1) begin
 89
 90
                   signal out <= 1;
 91
                   lag <= 1;
 92
              end
 93
 94
              else begin
 95
 96
                   signal_out <= 0;</pre>
 97
                   flag <= 0;
 98
              end
 99
100
          end
101
102
      end
103
104
      endmodule
105
106
```