```
module shared access to one current state machine
 2
 3
     parameter N = 32,
 4
     parameter M = 8
 5
 6
 7
8
9
     output reg [(N-1):0] output arguments,
10
     output logic start target current state machine,
     input target_current state machine finished,
11
12
     input sm clk,
13
     input logic start request a,
14
     input logic start request b,
15
     output logic finish a,
16
     output logic finish b,
17
     output logic reset_start_request_a,
18
     output logic reset start request b,
19
     input [(N-1):0] input argumnets a,
20
     input [(N-1):0] input argumnets b,
21
     output reg [(M-1):0] received data a,
22
     output reg [(M-1):0] received data b,
23
     input reset,
24
     input [M-1:0] in received data
25
26
27
     logic register data a enable;
28
     logic register_data_b_enable;
29
     logic select b output parameters;
30
31
     reg [12:0] state, current state;
32
33
     assign output arguments = ( (select b output parameters) ? input argumnets b :
     input argumnets a);
34
     assign received data a = ( (register data a enable)? in received data: 0 ) ;
35
     assign received data b = ( (register data b enable)? in received data: 0 ) ;
36
37
                              check start a = 12'b0000 00000000, // 0 // state output
     parameter [ 11:0]
38
                              give_start_a= 12'b0001_00000110, //262
39
                              wait for finish a = 12'b0010 00000000, //512
40
                              register data a= 12'b0011 01000000,// 832
41
                              give finish a = 12'b0100 00010000, //1040
42
                              check start b=12'b0101 00000001,//1281
43
                              give start b = 12'b0110 00001011, //1547
                              wait for finish b= 12'\overline{b}0111 00000001, //1793
44
45
                              register data b= 12'b1000 10000001, //2177
46
                              give finish b=12'b0001 00100001; // 289
47
48
49
                 // [0]select_b_output_parameters
50
                    [1] start target current state machine //
51
                  // [2]reset start request a //
52
                 // [3]reset_start_request_b //
53
                 // [4]finish a//
54
                 // [5]finish b //
55
                 //
                     [6]register_data_a_enable
56
                 //
                     [7] register data b enable
57
58
     always ff@(posedge sm clk, posedge reset) begin
59
60
         if(reset) state<=check start a;</pre>
61
         else state <= current state;</pre>
62
63
         end
64
65
     always_comb begin
66
67
         case (state)
68
```

```
69
              check start a:
 70
 71
                  if (start request a) current state = give start a;
 72
                  else current state = check start b;
 73
 74
              give start a: current state = wait for finish a;
 75
 76
              wait for finish a:
 77
 78
                  if ( target current state machine finished) current state = register data a;
 79
                  else current state = wait for finish a;
 80
 81
              register data a: current state = give finish a;
 82
 83
              give finish a: current state = check start b;
 84
 85
              check start b:
 86
 87
                  if ( start request b) current state = give start b;
 88
                  else current state = check start a;
 89
 90
              give start b: current state = wait for finish b;
 91
 92
              wait for finish b:
 93
 94
                  if(target current state machine finished) current state = register data b;
 95
                  else current state = wait for finish b;
 96
 97
             register_data_b: current_state = give_finish_b;
 98
 99
              give finish b: current state = check start a;
100
101
          endcase
102
      end
103
104
105
      assign {
106
      register data b enable, //
                                  [7]
107
    register_data_a_enable, //
                                  [6]
    finish_b ,//
108
                                  [5]
109 finish a_{1}//[4]
110 reset start request b, //
                                 [3]
111 reset start request a, // [2]
112
      start target current state machine, // [1]
113
      select b output parameters// [0]
114
       = state[7:0]; 
115
116
117
```

118

endmodule