Welcome to

Programming Massively Parallel Processors (PMPP)

Prof. Dr.-Ing. Michael Goesele Dr. Stefan Guthe Dominik Wodniok

Graphics, Capture and Massively Parallel Computing (GCC)
TU Darmstadt

(Preliminary) Course Schedule



you	are	here	

	12.10.2015	Introduction to PMPP
•	13.10.2015	Lecture CUDA Programming 1
	19.10.2015	Lecture CUDA Programming 2
	20.10.2015	Lecture CUDA Programming 3
	26.10.2015	Introduction Final Projects, Exercise 1 assigned
	27.10.2015	Questions and Answers (Q&A)
	2.11.2015	Lecture, Final Projects assigned, Ex. 1 due, Ex. 2 assigned
	3.11.2015	Questions and Answers (Q&A)
	9.11.2015	Lecture, Exercise 2 due
	10.11.2015	Lecture
	16.11.2015	Questions and Answers (Q&A)
	17.11.2015	Questions and Answers (Q&A)
	23.11.2015	1 st Status Presentation Final Projects
	24.11.2015	1st Status Presentation Final Projects (continued)
	30.11.2015	
	1.12.2015	Prof. DrIng. Michael Goesel

Review: Why PMPP?






Figure 2. Processor performance improvement between 1978 and 2006 using integer SPEC [SPEC 2006] programs. RISCs helped inspire performance to improve by 52% per year between 1986 and 2002, which was much faster than the VAX minicomputer improved between 1978 and 1986. Since 2002, performance has improved less than 20% per year. By 2006, processors will be a factor of three slower than if progress had continued at 52% per year. This figure is Figure 1.1 in [Hennessy and Patterson 2007].


from [Asanovic et al. 2006]

Comparing GPU and CPU



I floating point operations per second

Theoretical GFLOP/s



Today's Topics



- CUDA "Hello World"
- I CUDA programming model
 - l basic concepts and data types
- I CUDA application programming interface basic
- I simple matrix multiplication example
 - I illustrate basic concepts and functionalities
 - l performance features will be covered later

What is GPGPU?



I General Purpose computation using GPU in applications other than 3D graphics




- I GPU (Graphics Processing Unit) accelerates critical path of application
- I data parallel algorithms leverage GPU attributes
 - large data arrays, streaming throughput
 - I fine-grain SIMD parallelism
 - I low-latency floating point (FP) computation
- I applications see www.GPGPU.org
 - I game effects (FX) physics, image processing
 - I physical modeling, computational engineering, matrix algebra, convolution, correlation, sorting, ...

What is GPGPU?



- traditional graphics pipeline
 - I implemented as fixed-function hardware






GPGPU Example




- Jens Krüger, Rüdiger Westermann: Linear algebra operators for GPU implementation of numerical algorithms. SIGGRAPH 2003, pages 908-916, 2003.
- I linear algebra on GPU
- vectors, matricesmapped to textures
- algorithms implementedas rendering passese.g., reduce operation



Typical Constraints for traditional GPGPU




- I dealing with graphics API
 - working with the corner cases of the graphics API
- l addressing modes
 - I limited texture size/dimension
- I shader capabilities
 - I limited outputs
- I instruction sets
 - I lack of integer & bit ops
- communication limited
 - I between pixels
 - scatter a[i] = p



Modern GPU Architecture





CUDA




- "Compute Unified Device Architecture"
- I general purpose programming model
 - I user kicks off batches of threads on the GPU
 - I GPU = dedicated super-threaded, massively data parallel co-processor
- l targeted software stack
 - I compute-oriented drivers, language, and tools
- I driver for loading computation programs into GPU
 - standalone driver optimized for computation
 - I interface designed for compute graphics free API
 - I data sharing with OpenGL buffer objects
 - I guaranteed maximum download & readback speeds
 - I explicit GPU memory management



Prof. Dr.-Ing. Michael Goesele image source: NVIDIA

High Level View





Extended C



```
declspecs
                    device
                              float filter[N];
                    global void convolve (float *image) {
  global
                       shared float region[M];
  device
                     [\ldots]
  shared
  local
  constant
                     region[threadIdx.x] = image[i];
keywords
  threadIdx
  blockldx
                       syncthreads()
intrinsics
                     [\ldots]
   __syncthreads
                     image[j] = result;
```

Extended C



- runtime API
 - memory management
 - symbol management
 - | execution management
- I function launch

```
// 100 blocks
// 10 threads per block
convolve<<<100, 10>>> (myimage);
```

void *myimage = cudaMalloc(bytes)

// Allocate GPU memory

CUDA Programming Model



- I the GPU (graphics processing unit) is viewed as a compute device that
 - I is a coprocessor to the CPU or host
 - I has its own DRAM (device memory)
 - I runs many threads in parallel
- I data-parallel portions of an application are executed on the device as kernels running in parallel on many threads
- I differences between GPU and CPU threads
 - I GPU threads are extremely lightweight
 - very little creation overhead
 - I GPU needs 1000s of threads for full efficiency
 - multi-core CPU needs only a few

helloWorld.cu



```
#include <helper cuda.h>
                                                                    various definitions, macros, ...
#include "helloWorld_kernel.cu.h"
                                                     include the code actually executed on the GPU
#define BLOCK SIZE 16
                                                                               defining constants
#define GW (5 * BLOCK SIZE)
int main(int argc, char** argv) {
                                                                               the main program
    printf("block size: %u \n", BLOCK SIZE);
                                                                            debug output on host
    printf("grid dimension: %u\n", GW/BLOCK SIZE);
                                                                      number of threads per block
    dim3 threads(BLOCK SIZE);
    dim3 grid(GW / BLOCK SIZE);
                                                                          number of blocks in grid
    helloWorld<<< grid, threads >>>();
                                                              start kernel (executed on the device)
    getLastCudaError("Kernel execution failed");
                                                                               check for success
```

helloWorld_kernel.cu.h



Hello (CUDA) World! - Output



block size: 16

grid dimension: 5

Welcome to the Hello World test program for CUDA.

Hello World!

Block index: x: 0

Thread index: x: 0

Hello World!

Block index: x: 0

Thread index: x: 1

Hello World!

Block index: x: 0

Thread index: x: 2

[...]

Block index: x: 4

Thread index: x: 14

Hello World!


Block index: x: 4

Thread index: x: 15

Blocks and Grids of Threads



- thread batching
- I a kernel is executed as a grid of thread blocks
 - all threads share data memory space (global memory)
- l a thread block is a batch of threads that can cooperate
 - I synchronizing their execution
 - I efficiently sharing data through shared memory
- I two threads from two different blocks cannot cooperate



Blocks and Grids of Threads




l corresponding code in helloWorld.cu

#define BLOCK_SIZE 16 #define GW (5 * BLOCK_SIZE)

dim3 threads(BLOCK_SIZE);
dim3 grid(GW /BLOCK_SIZE);


helloWorld<<< grid, threads >>>();



Block and Thread IDs



- threads and blocks have IDs
 - I so each thread can decide what data to work on
 - l block ID: 1D, 2D or 3D (>SM2.0)
 - I thread ID: 1D, 2D, or 3D
 - I data type dim3
- I simplifies memory addressing when processing multidimensional data
 - I image processing
 - I solving PDEs on volumes
 - ...




Block and Thread IDs



l corresponding code in helloWorld_kernel.cu.h

```
if ( blockldx.x==0 && threadIdx.x==0) {
    printf("Welcome to the Hello ...\n");
}

// output per thread
printf("Hello World!\n");
printf("Block index: x: %u \n",
    blockldx.x);
printf("Thread index: x: %u\n",
    threadIdx.x);
```



CUDA Device Memory Space Overview




Each thread can:

- I R/W per-thread registers
- R/W per-thread local memory
- I R/W per-block shared memory
- I R/W per-grid global memory
- Read only per-grid constant memory
- Read only* per-grid texture memory

The host can

- I R/W global memory
- I R/W constant memory
- I R/W texture memory




^{*} Can use surface memory for R/W access

Global, Constant, and Texture Memories

Host



- I long latency access
 - 400-600 clock cycles
- I global memory
 - I main means of communicating R/W data between host and device
 - l contents visible to all threads
- texture and constant memories
 - l constants initialized by host
 - l contents visible to all threads
 - l cached access
 - l texture has built-in interpolation



The CUDA API



- I the API is an extension to the C/C++ programming language
 - → low learning curve
- I the hardware is designed to enable a lightweight runtime environment and driver
 - high performance

A Small Detour: A Matrix Data Type




- NOT part of CUDA
- It will be frequently used in many code examples
 - 2D matrix
 - I single precision float elements
 - I width * height elements
 - I pitch meaningful for alignment and if the matrix is actually a sub-matrix of another matrix
 - I data elements allocated and attached to elements

```
typedef struct {
    int width;
    int height;
    int pitch;
    float* elements;
} Matrix;
```

CUDA Device Memory Allocation



- l cudaMalloc()
 - allocates object in the device global memory
 - requires two parameters
 - address of a pointer to the allocated object
 - size of allocated object
- l cudaFree()
 - I frees object from device global memory
 - pointer to freed object



CUDA Device Memory Allocation




- l code example:
 - allocate a 64*64 float array
 - I attach the allocated storage to Md.elements
 - I "d" is often used to indicate a device data structure

CUDA Host-Device Data Transfer



- cudaMemcpy()
 - I memory data transfer
 - l requires four parameters
 - pointer to destination
 - pointer to source
 - number of bytes copied
 - type of transfer
 - Host to Host
 - Host to Device
 - Device to Host
 - Device to Device
- l asynchronous since CUDA 1.1
 - l cudaMemcpyAsync()



CUDA Host-Device Data Transfer



- code example:
 - I transfer a 64 * 64 single precision float array
 - M is in host memory and Md is in device memory
 - I cudaMemcpyHostToDevice and cudaMemcpyDeviceToHost are symbolic constants

CUDA Function Declarations



	Executed on the:	Only callable from the:
device float DeviceFunc()	device	device
global void KernelFunc()	device	host
host float HostFunc()	host	host

- __global__ defines a kernel function
 - must return void
 - can access blockIdx and threadIdx
- __device__ and __host__ can be used together
 - I two versions of the function will then be compiled: one for the host and one for the device

CUDA Function Declarations



- __device__ functions cannot have their address taken
- for functions executed on the device:
 - recursion only on cards with compute capability >= 2.x
 - I no static variable declarations inside the function
 - I no variable number of arguments

Calling a Kernel Function



- thread creation
- kernel function must be called with an execution configuration

I any call to a kernel function is asynchronous, explicit synch needed for blocking

Simple Example: Matrix Multiplication




- I straightforward matrix multiplication example
- I illustrates the basic features of memory and thread management in CUDA programs
 - leave shared memory usage until later
 - l local, register usage
 - I thread ID usage
 - I memory data transfer API between host and device

Square Matrix Multiplication Example



- P = M * N of size WIDTH x WIDTH
- l without tiling
 - I one thread handles one element of P
 - M and N are loaded WIDTH times from global memory



Prof. Dr.-Ing. Michael Goesele image source: NVIDIA

Step 1: Matrix Data Transfers



```
// Allocate the device memory where we will copy M to
Matrix Md;
Md.width = WIDTH;
Md.height = WIDTH;
Md.pitch = WIDTH;
int size = WIDTH * WIDTH * sizeof(float);
cudaMalloc((void**) &Md.elements, size);
// Copy M from the host to the device
cudaMemcpy(Md.elements, M.elements, size, cudaMemcpyHostToDevice);
// Read M from the device to the host into P
cudaMemcpy(P.elements, Md.elements, size, cudaMemcpyDeviceToHost);
// Free device memory
cudaFree (Md.elements);
```

Step 2: Matrix Multiplication




- I simple host code in C
 - I multiplication on the CPU host in double precision
 - I for simplicity, we will assume that all dimensions are equal

```
void MatrixMulOnHost(const Matrix M, const Matrix N,
                     Matrix P) {
    for (int i = 0; i < M.height; ++i)
        for (int j = 0; j < N.width; ++j) {
            double sum = 0;
            for (int k = 0; k < M.width; ++k) {
                double a = M.elements[i * M.width + k];
                double b = N.elements[k * N.width + j];
                sum += a * b;
            P.elements[i * N.width + j] = sum;
```

Multiply Using One Thread Block



- I one block of threads compute matrix P
 - I one element of P per thread
- l each thread
 - loads a row of matrix M
 - loads a column of matrix N
 - I perform one multiply and addition per pair of M and N elements
 - I compute to off-chip memory access ratio close to 1:1 (not very high)
- I size of matrix limited by the number of threads allowed in a thread block



M

P

Step 3: Matrix Mul. – Host-Side Code 1



```
int main(void) {
  // Allocate and initialize the matrices
 Matrix M = AllocateMatrix(WIDTH, WIDTH, 1);
 Matrix N
            = AllocateMatrix(WIDTH, WIDTH, 1);
 Matrix P = AllocateMatrix(WIDTH, WIDTH, 0);
 // M * N on the device
 MatrixMulOnDevice(M, N, P);
  // Free matrices
 FreeMatrix(M);
 FreeMatrix(N);
 FreeMatrix(P);
  return 0;
```

Step 3: Matrix Mul. – Host-Side Code 2



```
// Matrix multiplication on the device
void MatrixMulOnDevice(const Matrix M, const Matrix N,
                       Matrix P) {
  // Load M and N to the device
  Matrix Md = AllocateDeviceMatrix(M);
  CopyToDeviceMatrix(Md, M);
  Matrix Nd = AllocateDeviceMatrix(N);
  CopyToDeviceMatrix(Nd, N);
  // Allocate P on the device
  Matrix Pd = AllocateDeviceMatrix(P);
  CopyToDeviceMatrix(Pd, P); // Clear memory
```

Step 3: Matrix Mul. – Host-Side Code 3



```
// Setup the execution configuration
dim3 dimBlock(WIDTH, WIDTH);
dim3 dimGrid(1, 1);
// Launch the device computation threads!
MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd);
// Read P from the device
CopyFromDeviceMatrix(P, Pd);
// Free device matrices
FreeDeviceMatrix(Md);
FreeDeviceMatrix(Nd);
FreeDeviceMatrix(Pd);
```

Step 4: Device-side Kernel Function 1



Step 4: Device-side Kernel Function 2



```
for (int k = 0; k < M.width; ++k) {
  float Melement =
   M.elements[ty * M.pitch + k];
  float Nelement =
    N.elements[k * N.pitch + tx];
  Pvalue += Melement * Nelement;
// Write the matrix
// to device memory;
// each thread writes
// one element
                                           tx
P.elements[ty * P.pitch + tx] = Pvalue;
```

Step 5: Some Loose Ends 1



```
// Allocate a device matrix of same size as M.
Matrix AllocateDeviceMatrix(const Matrix M) {
  Matrix Mdevice = M;
  int size = M.width * M.height * sizeof(float);
  cudaMalloc((void**) &Mdevice.elements, size);
  return Mdevice;
// Free a device matrix.
void FreeDeviceMatrix(Matrix M) {
  cudaFree (M.elements);
void FreeMatrix(Matrix M) {
  free (M.elements);
```

Step 5: Some Loose Ends 2



```
// Copy a host matrix to a device matrix.
void CopyToDeviceMatrix(Matrix Mdevice, const Matrix
   Mhost) {
  int size = Mhost.width*Mhost.height*sizeof(float);
  cudaMemcpy(Mdevice.elements, Mhost.elements, size,
    cudaMemcpyHostToDevice);
// Copy a device matrix to a host matrix.
void CopyFromDeviceMatrix(Matrix Mhost, const Matrix
   Mdevice) {
  int size=Mdevice.width*Mdevice.height*sizeof(float);
  cudaMemcpy(Mhost.elements, Mdevice.elements, size,
    cudaMemcpyDeviceToHost);
```

Step 6: Arbitrary Sized Square Matrices




 each 2D thread block computes a (BLOCK_WIDTH)² sub-matrix (tile) of the result matrix

each has (BLOCK_WIDTH)² threads

l 2D grid

I (WIDTH/BLOCK_WIDTH)² blocks

I need to put a loop around the kernel call for cases where WIDTH is greater than max grid size!



Assignments and Accounts



- Exercise 1 due Monday 2.11.2015
- I read Chapters 1+2 of the CUDA 7.5 Programming Guide
 - I available on NVIDIA's web page http://docs.nvidia.com/
- I accounts will be handed out to you ASAP