#### PMPP 2015/16



## **Parallel Basics**

### (Preliminary) Course Schedule



you are here	12.10.2015	Introduction to PMPP
	13.10.2015	Lecture CUDA Programming 1
	19.10.2015	Lecture CUDA Programming 2
	20.10.2015	Lecture CUDA Programming 3
	26.10.2015	Lecture Parallel Basics, Exercise 1 assigned
	27.10.2015	Questions and Answers (Q&A), S3 19, Room 2.8
	2.11.2015	Introduction Final Projects, Ex. 1 due, Ex. 2 assigned
	3.11.2015	Questions and Answers (Q&A)
	9.11.2015	Final Projects assigned, Lecture, Exercise 2 due
	10.11.2015	Lecture
	16.11.2015	Questions and Answers (Q&A)
	17.11.2015	Questions and Answers (Q&A)
	23.11.2015	1 <sup>st</sup> Status Presentation Final Projects
	24.11.2015	1 <sup>st</sup> Status Presentation Final Projects (continued)

#### **HHLR Account for Projects**



please fill in the account form available in Moodle and return to us

# This is now overdue!!!







### Regarding your HHLR accounts



- If you only gave us your matriculation number but not your TU-ID on the HHLR account registration forms you will not yet have a working account
- In that case send us an email today to pmpp2015@gris.informatik.tu-darmstadt.de with:
  - Your matriculation number (that you already provided on the form)
  - Your TU-ID
- This will allow us to associate a TU-ID with you
  - The TU-ID is your username for the HHLR



#### **Exercise 1 – Matrix Multiplication**



- Your task: implement a simple matrix multiplication as shown in the lecture
  - CPU and GPU
  - A naïve version (w/o shared memory usage) is sufficient
  - But must be able to use more than one block
- Purpose of this task is to get you acquainted with CUDA and working on the HHLR
- We provide you with a code skeleton that you will fill in
  - You can change it any way you want
  - But it must compile and run on the HHLR using only cmake, make and bsub



#### **Exercises and Final Projects**



- Important remark: If you are unable to complete Exercises 1 and 2, you will (most likely) also fail the projects!
- Urgent advice: COMPLETE THE EXERCISES!
- Urgent advice (2): I REALLY MEAN IT ...



#### **Fundamentals of Parallel Computing**



- parallel computing requires that
  - the problem can be decomposed into sub-problems that can be safely solved at the same time
  - the programmer structures the code and data to solve these sub-problems concurrently
- the goals of parallel computing are
  - to solve problems in less time, and/or
  - to solve bigger problems
- problems must be large enough to justify parallel computing and to exhibit exploitable concurrency



#### **Recommended Reading**



- Preface, Chapters 1+2 of Patterns for Parallel Programming by Mattson,
   Sanders, and Massingill
  - design patterns for parallel programming
  - background and jargon
- lecture slides follow their approach



#### (UNIX) Operating System



- parallelism is obvious
- multiple users, processes, pipes (consumer/producer), ...
- processes may not interfere
- goal is related to throughput, response time

```
load averages: 0.30, 0.26, 0.25
                                                                   18:10:42
178 processes: 176 sleeping, 1 running, 1 on cpu
CPU states: 97.2% idle, 1.2% user, 1.6% kernel, 0.0% iowait, 0.0% swap
Memory: 384M real, 122M free, 323M swap in use, 2686M swap free
  PID USERNAME THR PRI NICE
                           SIZE
                                 RES STATE
                                             TIME
                                                    CPU COMMAND
 2963
                        0 4792K 3696K sleep
                                             4:28 0.60% ssh
                1 59
 2961
                        0 9960K 6072K sleep 4:17 0.58% sshd
                1 59
17185
                        0 6696K 2896K sleep 1:31 0.51% sshd
                  49
                        0 2008K 1432K cpu
12767
                                             0:02 0.50% top-sun4u-5.9
                1 59
1228
                        0 2664K 1744K sleep 948:05 0.34% nfsmon.sol
 6731
                1 59
                        0 6600K 2776K sleep
                                             0:37 0.13% sshd
29544
                1 59
                        0 4584K 3552K sleep 6:38 0.06% ssh
               1 59
  593
                        0 8040K 4160K sleep 0:02 0.05% sshd
               1 59
29500
                        0 7288K 3520K sleep
                                           7:03 0.05% sshd
25384
                1 59
                        0 7512K 3456K sleep 13:57 0.03% snmpd
                        0 1040K 832K sleep
                                             0:00 0.03% sleep
13924
                1 59
```



### **Examples of Parallel Systems**




#### **A Parallel Program**



- finding and exploiting parallelism can be a challenge
  - even more problematic given hardware constraints
- overall goal is minimizing total running time of a single program




- Flynn's Taxonomy [Flynn 1972]
- Single Instruction, Single Data (SISD)
  - common von Neumann model
  - used by virtually all single-processor computers








- Single Instruction, Multiple Data (SIMD)
  - single instruction stream broadcast to multiple processors
  - separate data stream per processor
  - typically fine-grained parallelism, little interprocess communication
  - also vector processors (parallelism usually exploited by compiler)








- Single Instruction, Multiple Thread (SIMT)
  - not part of Flynn's original taxonomy
  - single instruction stream broadcast to multiple processors
  - instruction may or may not be executed by a processor depending on some conditions
  - CUDA warps follow exactly this model







- Multiple Instruction, Single Data (MISD)
  - no well known systems
- Multiple Instruction, Multiple Data (MIMD)
  - instruction and data stream per processor
  - most general model
  - typical model for cluster
  - CUDA blocks approximate this model




interconnect network



#### **MIMD Breakdown: Shared Memory**



- symmetric multiprocessors (SMP)
  - all processors share connection to same memory
  - bandwidth typically limiting factor
  - does not scale well, only small number of processors
- non-uniform memory access (NUMA)
  - memory uniformly addressable from all processors
  - access speed depends significantly on location in memory
  - can be alleviated using caches (cache coherent NUMA)
  - logically same programming as SMP but performance issues





#### MIMD Breakdown: Distributed Memory



- separate address space per process
- communication using message passing (send/receive messages)
- all communication must be explicitly programmed
- massively parallel processors (MPP)
  - processors and network infrastructure tightly coupled
  - very scalable, supporting thousands of processors in a system
- clusters
  - composed of off-the-shelf components
  - e.g., Linux Beowulf cluster



#### MIMD Breakdown: Hybrid Systems



- clusters of nodes with separate address spaces
- several processors per node with shared memory
- fast communication



#### MIMD Breakdown: Grids



- systems that use distributed heterogeneous resources connected via WAN/LAN
- interconnection also via Internet
- example: Linux cluster in GRIS
  - use idle cycles of PC in terminal room for projects
  - should take into account whether PC is currently used locally



#### **Breakdown Summary**



- systems classified according to hardware architecture
- influences typically the native parallel programming model
- can be hidden by middleware
  - e.g., virtual distributed shared memory systems





- definitions of frequently used terms
- task
  - sequence of instructions that operate as a group
  - first step is typically breaking the problem down into tasks
  - possible task breakdowns for matrix multiplication:
    - task = multiplication of sub-blocks of the matrix (see the CUDA example)
    - task = dot product between a row and a column vector
    - task = individual iterations of the loops used for matrix multiplication
  - definition of task depends on the way the programmer thinks about the problem





- unit of execution (UE)
  - a task is mapped for execution on a UE
  - UE can be process or thread
  - process
    - a collection of resources enabling the execution of program instructions
    - e.g., virtual memory, I/O descriptors, stack
    - "heavyweight" execution unit with own address space
  - thread
    - fundamental UE in modern operating systems
    - shares the environment of the process with other threads
    - → lightweight, fast context switch
  - CUDA thread
    - "ultra lightweight" threads





- processing element (PE)
  - generic term for hardware unit executing a stream of instructions
  - could be processor, workstation, ...
- load balance, load balancing
  - tasks must be mapped to UEs
  - UEs must be mapped to PEs
  - mapping is crucial for overall performance
    - e.g., bad if most PEs are idle while a small number is performing some computation
  - load balance
    - how well is work balanced between PEs
  - load balancing
    - process of static or dynamic allocation of work to PEs
    - goal: even distribution





- synchronous vs. asynchronous
  - events that must happen at the same time are synchronous
  - otherwise they are asynchronous
- synchronization
  - order of execution in general nondeterministic
  - synchronization enforces a particular order of events (ordering constraint) if necessary
  - CUDA primitives
    - syncthreads, atomic operations, ...



### **CUDA Concept: Atomic Operations**



- performs a read-modify-write atomic operation on one 32-bit or 64-bit word residing in global or shared memory
- guaranteed to be performed without interference from other threads
- example: atomicAdd()
- not available on all devices, see details in Appendix C






- race condition
  - error (effect) peculiar to parallel programs
  - outcome of the program changes as the relative order (scheduling) of UEs changes
  - same program run twice on the identical system might yield different results
  - debugging hard as race conditions cannot be reliably reproduced
  - some tools available for detection



## **Race Condition Example**





## **Race Condition Example**













### **Race Condition Example**



race condition example: parallel region growing

- priority queue of matching candidates
  - ordered by matching confidence
  - initialization by SfM features
- process front of queue
  - on success return neighbors to queue









- deadlocks
  - error peculiar to parallel programs
  - cycle of tasks where each task is blocked waiting for another block
  - blocked forever
  - easy to discover as tasks stop at this point
  - CUDA
    - syncthreads basically deadlocks when not all threads reach the syncthread statement
    - handled (but not corrected!) by hardware





- modeling and measuring the performance of a parallel system
- execution time of a program run on a single PE

$$T_{\text{total}}(1) = T_{\text{setup}} + T_{\text{compute}} + T_{\text{finalization}}$$

- execution on a parallel computer
  - use P PEs to compute

$$T_{total}(P) = T_{setup} + \frac{T_{compute}(1)}{P} + T_{finalization}$$

 very idealized situation but shows important idea of serial and parallelizable parts in computation





- relative speedup S
  - how much faster is a program running
  - removes actual running time of the program

$$S(P) = \frac{T_{total}(1)}{T_{total}(P)}$$

- efficiency E
  - speedup normalized by the number of PEs

$$E(P) = \frac{S(P)}{P} = \frac{T_{total}(1)}{P \cdot T_{total}(P)}$$

- perfect linear speedup if E(P) = 1
  - can rarely be achieved





- serial fraction γ
  - relative running time of serial terms that cannot be parallelized

$$\gamma = \frac{T_{setup} + T_{finalization}}{T_{total}(1)}$$

- fraction of time spent in parallelizable part is (1 γ)
- rewriting total computation time using P PEs

$$T_{total}(P) = \gamma \cdot T_{total}(1) + \frac{(1 - \gamma) \cdot T_{total}(1)}{P}$$





#### Amdahl's law

relative speedup of an ideal parallel algorithm, no overhead in parallel part

$$S(P) = \frac{T_{total}(1)}{\left(\gamma + \frac{1 - \gamma}{P}\right) \cdot T_{total}(1)} = \frac{1}{\gamma + \frac{1 - \gamma}{P}}$$

• limit for  $P \rightarrow$  infinity

$$S = \frac{1}{\gamma}$$

• upper bound for speedup obtainable if serial part represents  $\gamma$  of the total computation





- Amdahl's law in practice
  - how much effort should be spent on parallel implementation if even 10% of the algorithm is serial?
- CUDA: initial setup time for a kernel
- Amdahl's law may be too pessimistic
  - what resources limit computation (memory?)
  - assumes that parallel and serial computation perform identically
  - looks at fixed-size speedup





$$T_{total}(1) = T_{setup} + P \cdot T_{compute}(P) + T_{finalization}$$

• introducing scaled serial fraction  $\gamma_{scaled}$ 

$$\gamma_{scaled} = rac{T_{setup} + T_{finalization}}{T_{total}(P)}$$

$$T_{total}(1) = \gamma_{scaled} \cdot T_{total}(P) + P \cdot (1 - \gamma_{scaled}) \cdot T_{total}(P)$$

Gustafson's law: scaled (or fixed-time) speedup

$$S(P) = P + (1 - P) \cdot \gamma_{scaled}$$

• adding more processors while increasing the problem size can yield linear speedup for constant  $\gamma_{scaled}$ 





time for message transfer

$$T_{message\_transfer} = \alpha + \frac{N}{\beta}$$

- latency  $\alpha$  (unit: time)
  - time it takes to send an empty message
  - overhead due to software and network hardware plus time it takes to traverse the communication medium
- bandwidth β (unit: bytes per time)
  - capacity of the communication medium
  - N is message length





- - see bandwidth test program in SDK


```
Host to Device Bandwidth for Pageable memory
Transfer Size (Bytes) Bandwidth(MB/s)
2098.0 33554432
[...]
```


CUDA: also relevant when accessing global memory





- overlapping communication and computation, latency hiding
  - computation while data is sent or received
  - send request for data early
  - reduces idle time





- assign multiple UE to each PE
  - context switch while a UE waits for communication
  - keeps PE busy





- CUDA: streams concept
  - compute capability 1.1 and higher allows to overlap memory transfer host device with computation on device
  - streams of memory transfer and computation
  - see simpleStreams test program in SDK

memcopy: 17.06

kernel: 41.15

non-streamed: 55.17 (58.20 expected)

8 streams: 43.30 (43.28 expected with compute capability

1.1 or later)





- CUDA: latency hiding when accessing global memory
  - using multiple warps per multiprocessor
  - cannot hide bandwidth limitations
  - (not counting any cache)

