# FPGA team Presents


Vivado Tutorial

#### Outline:

- Why do we need Vivado?
- > HDL Files
- Custom and built-in IP blocks
- From block design to HDL again
- Elaboration and the schematic viewing
- Synthesis and IO planning
- What is constraints file (XDC)?
- Implementation (PnR) and bitstream generation
- Design reports
- Verifying the design

#### Why do we need Vivado?

Working on FPGA projects based on Xilinix kits starting from placing the basic blocks till verifying the functionality of the whole project.




#### HDL files

They are basically for describing how the module works but they became now essential in the design process and used for the creation of custom blocks.

```
module mux (in add,in sub,in xor,in mult,opcode,out alu,clk,rst);
parameter INPUT WIDTH=8;
parameter OPCODE_WIDTH=2;
input [INPUT WIDTH-1:0] in add,in mult,in sub,in xor;
input [OPCODE WIDTH-1:0] opcode;
input clk,rst;
output [INPUT_WIDTH-1:0] out_alu;
reg [INPUT WIDTH-1:0] out alu reg;
always @(negedge clk) begin
    if(rst) begin
        out alu reg<=0;
        case (opcode)
           2'b00 : out_alu_reg<=in_add;
           2'b01 : out alu reg<=in sub;
           2'b10 : out alu reg<=in xor;
           2'b11 : out alu reg<=in mult;
        endcase
    end
end
assign out alu=out alu reg;
endmodule
```

#### Custom and built-in IP blocks

➤ Vivado supports either adding built-in IPs from the given list or adding blocks from your own design using the block design



## From block design to HDL again

Convert your block design into reusable HDL code using create wrapper



#### Elaboration and the schematic viewing



#### ✓ IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

✓ SIMULATION

Run Simulation

#### RTL ANALYSIS


∨ Open Elaborated Design

Report Methodology


Report DRC

Report Noise

⅓ Schematic




### Synthesis and 10 Planning




#### Synthesis and 10 Planning

? X SYNTHESIZED DESIGN - synth\_1 | xc7vx485tffg1157-1 (active) Reports Design Runs Package Pins Messages I/O Ports ? \_ & 6 Tcl Console Log 片 ٠ Neg Diff Pair Package Pin Bank I/O Std Drive Strength Name Direction Fixed Vcco Vref Slew Type ✓ □ All ports (28) 1 a\_intf\_21493 (8) (Multiple) LVCMOS18 IN 1.800 A\_0 (8) 1 IN (Multiple) LVCMOS18 1.800 1 A\_0[7] IN A16 LVCMOS18 1.800 1 A\_0[6] A15 LVCMOS18 IN 1.800 A\_0[5] 1 LVCMOS18 IN A14 1.800 A\_0[4] 1 A13 LVCMOS18 IN 1.800 1 A\_0[3] IN A11 LVCMOS18 1.800 1 → A\_0[2] LVCMOS18 1.800 IN A10 A\_0[1] A9 1 IN LVCMOS18 1.800 1 A\_0[0] Α8 LVCMOS18 IN  $\sim$ 1.800 Scalar ports (0) 1 IN (Multiple) LVCMOS18 1.800 1 LVCMOS18 IN 1.800 1 > B RST.RST\_54576 (1) LVCMOS18 IN 1.800 1 opcode\_0 (2) LVCMOS18 IN 1.800 1 > @ out\_alu\_0(8) LVCMOS18 12 OUT (Multiple) 1.800 SLOW Scalar ports (0)


#### What is constraints file (XDC)?




#### Implementation (PnR) and bitstream generation




#### Implementation (PnR) and bitstream generation






# Design Reports



## Verifying the design



# Thank You