# Instruction Register

Table 1

2-bits for mode	6-bits for opcode	8-bits for destination	8-bits for source 2	8-bits for source 1

### Address Mode Table

Table 2

Mode Bits	Mode	
00	Register Mode	
01	Direct Mode for source 1	
10	Indirect mode for source 1	
11	Immediate value for source 1	

# Opcode To Instruction Table

Table 3

Opcode in Binary	Instruction		
000000	ADD		
000001	SUB		
010000	INC source 1		
010001	DEC source 1		
100000	AND		
100001	OR		
100010	XOR		
010010	INV source 1		
001000	SHR		
001001	SHL		
001010	ROR		
001011	ROL		
010101 Load M [source1]=>source2			
101010	Store M [source1]<=source2		
110011	Incr PC by the value in source 1		

## Control Word

Opcode	Pc-src (either incr by 1	Sel R1	Sel R2	Loaded R	Read	Write	M Address
6-bits	for selpc=0 or source1 for	5-bits	5-bits	5-bits	1-bit	1-bit	8-bits
	selpc=1)						
	1 bit						
Ì							

### Instruction Set Table

Opcode	Mode	Microoperation	Control Word
000000	00	T2:R3<-R2+R1	01 10 11 x x x
	01	T2:R3<-R2+M [R1]	`d32 10 11 1 0 01
	10	T2:R4<-M [R1],	xx xx 100 1 0 01
		T3:R3<-R2+M [R4]	`d32 10 11 1 0 100
	11	T2:R3<-R2+ Instr [15:8]	`d33 10 11 x x x
000001	00	T2:R3<-R2-R1	01 10 11 x x x
	01	T2:R3<-R2-M [R1]	`d32 10 11 1 0 01
	10	T2:R4<-M [R1],	xx xx 100 1 0 01
		T3:R3<-R2-M [R4]	`d32 10 11 1 0 100
	11		`d33 10 11 x x x
010000	00		
	01	For all	For all
	10	T2:R1<-R1+1	01 00 01 x x x
	11		
010001			For all
		For all	01 00 01 x x x
100000	00	T2:R3<-R2&R1	01 10 11 x x x
	01	T2:R3<-R2&M [R1]	`d32 10 11 1 0 01
	10		xx xx 100 1 0 01
		T3:R3<-R2&M [R4]	`d32 10 11 1 0 100
	11	T2:R3<-R2&Instr [15:8]	`d33 10 11 x x x
100001	00		01 10 11 x x x
		·	`d32 10 11 1 0 01
	10	,	xx xx 100 1 0 01
			`d32 10 11 1 0 100
	11		`d33 10 11 x x x
100010	00		01 10 11 x x x
	01		`d32 10 11 1 0 01
			xx xx 100 1 0 01
			`d32 10 11 1 0 100
	11		`d33 10 11 x x x
010010	00	For all	For all
			01 xx 01 x x x
	11		
	000000 000000 010000 010000 100000 100001	000000 00 01 11 00 01 11 10 010001 00 01 11 1	000000

CIID	001000	00	TO DO . DOIO! D117.13	01 10 11
SHR	001000	00	T2:R3<-R2[0],R1[7:1]	01 10 11 x x x
		01	T2:R3<-M[R1][0],R1[7:1]	`d32 10 11 1 0 01
		10	T2:R4<-M[R1]	xx xx 100 1 0 01
			T3:R3<-M[R4][0],R2[7:1]	`d32 10 11 1 0 100
		11	T2:R3<-Instr[0],R1[15:8]	`d33 10 11 x x x
SHL	001001	00	T2:R3<-R1[6:0],R2[0]	01 10 11 x x x
		01	T2:R3<-R1[6:0],M[R1][0]	`d32 10 11 1 0 01
		10	T2:R4<-M[R1]	xx xx 100 1 0 01
			T3:R3<-R2[6:0],M[R4][0]	`d32 10 11 1 0 100
		11	T2:R1[6:0],Instr[0]	`d33 10 11 x x x
ROR	001010	00	For all	01 xx 01 x x x
		01	T2:R1<-R1[0],R1[7:1]	
		10		
		11		
ROL	001011	00	For all	01 xx 01 x x x
		01	T2:R1[6:0],R1[7]	
		10	1, 2, 2,	
		11		
Load M	010101	XX	T2:R2<-M[R1]	xx xx 10 1 0 01
[source1]=>source2				
Store M	101010	XX	T2:M[R1]<-R2	10 xx xx 0 1 01
[source1]<=source2	101010			
Incr PC by source 1	110011	XX	T2:PC<-PC+R1	1 01 xx xx x x x
	110011	13.73		I VI MA AA A A
				1

#### Processor Architecture Schematic

