DCU School of Electronic Engineering Assignment Submission

Student Name(s): Michael Lenehan

Student Number(s): 15410402

Programme: B.Eng in Electronic and Computer Engineering

Module Code: EE496
Lecturer: X. Wang
Project Due Date: 28/11/2018

Declaration

I declare that this material, which I now submit for assessment, is entirely my own work and has not been taken from the work of others, save and to the extent that such work has been cited andacknowledged within the text of my work. I understand that plagiarism, collusion, and copying is a grave and serious offence in the university and accept the penalties that would be imposed should I engage in plagiarism, collusion, or copying. I have read and understood the Assignment Regulations set out in the module documentation. I have identified and included the source of all facts, ideas, opinions, viewpoints of others in the assignment references. Direct quotations from books, journal articles, internet sources, module text, or any other source whatsoever are acknowledged and the source cited are identified in the assignment references.

I have not copied or paraphrased an extract of any length from any source without identifying the source and using quotation marks as appropriate. Any images, audio recordings, video or other materials have likewise been originated and produced by me or are fully acknowledged and identified.

This assignment, or any part of it, has not been previously submitted by me or any other person for assessment on this or any other course of study. I have read and understood the referencing guidelines found at http://www.library.dcu.ie/citing&refguide08.pdf and/or recommended in the assignment guidelines.

I understand that I may be required to discuss with the module lecturer/s the contents of this submission.

I/me/my incorporates we/us/our in the case of group work, which is signed by all of us.

Signed: Michael Lenehan

Assignment 2

Michael Lenehan

Purpose

The purpose of this assignment is to complete the design of a 16-bit cryptographic coprocessor. The design process is divided amongst the two sections of this assignment. Firstly, the combinational components of the design must be completed. These components include an ALU, capable of performing addition and subtraction operations, along with a number of logical operations, a Shifter, which can shift or rotate the input bits, and a Lookup module, which substitutes the input bits for a value specified in the provided lookup table.

The second section of this assignment focuses on the synchronous design elements, i.e. the memory registers used to store the values output from the combinational logic components.

Procedure

- 2.1 Combinational Logic Design
- 2.1.1 ALU Design
- 2.1.2 Shifter Design
- 2.1.3 Lookup Component Design
- 2.1.4 Structural Model
- 2.1.5 Testing
- 2.2 Synchronous Logic Design
- 2.2.1 Registers
- 2.2.2 Memory
- 2.2.3 Testing

Results

- 3.1 Combinational Logic
- 3.2 Synchronous Logic
- 3.3 Complete Crypto Co-Processor Test Program

Conclusion

Appendix