



***INSTITUTE OF INFORMATION TECHNOLOGY***  
***JAHANGIRNAGAR UNIVERSITY***

**Number of Assignment : 03**

**Name of Assignment : Designing Combinational Logic Circuits.**

**Course Title : Digital Logic Design**

**Course Code : ICT – 2103**

**Submission Date : 24/12/2020**

**Submitted To**

Dr. Md. Sazzadur Rahman

Assistant Professor

IIT – JU

**Submitted By**


MD. Shakil Hossain

Roll – 2023

2<sup>nd</sup> year 1<sup>st</sup> Semester

IIT – JU

# 1. Decade synchronous down counter.





### 3. Decade synchronous up/down counter.

