

Jahangirnagar University

Institute of Information Technology 2nd Year 1st Semester B.Sc. (Honors) Final Examination-2020

> Course No. # ICT 2103 Course Title# Digital logic Design

Examination Roll No. #

1923 40

Registration No. #

20193650283

Academic Session #

2018 2019


Total no of written pages in the script # 3

Exam Date: 16, Aug , 2021

Instructions:

- 1. Examinee must write his/her exam roll no. and page no. at the top of every page of the script.
- 2. Do not write your name or any identification mark anywhere of the script.
- 3. Total time for exam is 45 minutes. You will get 15 additional minutes for submission.
- 4. Delay in submission is not acceptable.
- 5. You have to submit your exam script in PDF format.
- 6. The examinee must submit the examination script through online (Google classroom/email/google form etc.) as prescribed by the examiner.
- 7. You must use your **EXAM ID** only for naming your submitted file.
- 8. After completing the exam, you must write the total number of pages used for the exam in the top sheet.

Answer to the question no-1



The first step is to determine the expression for the output $2 = \overline{AB.B}$ $\overline{BC.B}$

Once the enpression is determined break down large inverter signs by De Mongan's thronoms

$$Z = \overline{AB \cdot B} \quad \overline{BC \cdot B}$$

$$= \overline{AB \cdot B} + \overline{BC \cdot B}$$

$$= \overline{AB \cdot B} + \overline{BC \cdot B}$$


$$= (\overline{A} + \overline{B}) B + (\overline{B} + \overline{c}) B$$

$$= \overline{AB + B \cdot B} + B \cdot \overline{B} + B \cdot \overline{B}$$


$$= \overline{AB + B \cdot B} + B \cdot \overline{B} + B \cdot \overline{B} = 0$$

2021/8/16 10:47

simplifed logic cincuit



 $F(A,D,C,D) = B\overline{c} + \overline{D}(A+\overline{B}) + BCD + \overline{A}BC$




there are 2 loops in 12-map from 100p-1
we get the Value: B

Answer to the question no -3

Block diagram of succesive approximation.

Analy to Digital is shown below:



Output of SAR negister is Convented in analog Signal by Digital to analog conventer. This analog welder a is compared with input analog voltage. Wim. Opport when high clock signal Contened into Countination logic. In First compasion msrs is Set high. This digital signal get conceted to analog by DAE and again anopand with m. It.