



Jahangirnagar University

Institute of Information Technology

2nd Year 1st Semester B.Sc. (Honors) Final Examination-2020

Course No. # ICT 2103

Course Title# Digital logic Design

Examination Roll No. #

19 23 40

Registration No. #

20193650 283

Academic Session #


2018 - 2019

Total no of written pages in the script # 3

Exam Date: 16, Aug , 2021

Instructions:

1. Examinee must write his/her exam roll no. and page no. at the top of every page of the script.
2. Do not write your name or any identification mark anywhere of the script.
3. Total time for exam is 45 minutes. You will get 15 additional minutes for submission.
4. Delay in submission is not acceptable.
5. You have to submit your exam script in PDF format.
6. The examinee must submit the examination script **through online (Google classroom/email/google form etc.)** as prescribed by the examiner.
7. You must use **your EXAM ID** only for naming your submitted file.
8. After completing the exam, you must write the total number of pages used for the exam in the top sheet.

Answer to the question no-1a.

The first step is to determine the expression for the output $Z = \overline{\overline{AB} \cdot \overline{B\overline{C}}}$

Once the expression is determined break down large inverter signs by De Morgan's theorems

$$Z = \overline{\overline{AB} \cdot \overline{B\overline{C}}}$$

$$= \overline{\overline{AB} \cdot \overline{B\overline{C}}}$$

$$= \overline{AB} \cdot B + \overline{B\overline{C}} \cdot B$$

$$= (\overline{A} + \overline{B})B + (\overline{B} + \overline{C})B$$


$$= \overline{A}B + B \cdot \overline{B} + B \cdot \overline{B} + B\overline{C}$$

$$= \overline{A}B + B\overline{C}$$

$$\because B \cdot \overline{B} = 0$$

Roll - 192340

simplified logic circuit

b.

$$F(A, B, C, D) = B\bar{C} + \bar{D}(A + \bar{B}) + BCD + \bar{A}BC$$


	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1			
$\bar{A}B$	1	1	1	1
AB	1	1	1	1
$A\bar{B}$	1			1

There are 2 loops in K-map from loop-1

we get the value : B

Answer to the question no-3

Block diagram of successive approximation
Analog to Digital is shown below:



Output of SAR register is converted in analog signal by Digital to analog Converter. This analog voltage is compared with input analog voltage V_{in} . Comparator output when high clock signal entered into combination logic. In first comparison MSB is set high. This digital signal get converted to analog by DAC and again compared with V_{in} .