ELETRÔNICA IV

Apostila de Aulas Práticas

Autor: Fernando Antônio Pinto Barúqui

Sumário

1.	INTRODUÇÃO	3
2.	AMPLIFICADOR "PUSH-PULL" COM SAÍDA COMPLEMENTAR	4
3.	AMPLIFICADOR SINTONIZADO	12
4.	MODULADOR DE AMPLITUDE	17
5.	MULTIPLICADORES ANALÓGICOS	21
6.	MODULADOR DE FM	26
7.	FONTES CHAVEADAS	29
DA	TASHEETS	22

1. Introdução

O conteúdo desta apostila consiste das aulas experimentais do curso de Eletrônica IV, ministrado no Departamento de Eletrônica da Escola de Engenharia. Cada capítulo corresponde a um experimento a ser montado e estudado em laboratório. Esses experimentos foram, ao longo dos anos, sendo aprimorados didaticamente, de forma a apresentar ao aluno a constatação experimental dos conceitos básicos, e essenciais, estudados na disciplina teórica. Também são fornecidos todos os manuais dos componentes usados nos experimentos, disponibilizando ao aluno todas as informações necessárias à realização dos projetos.

2. AMPLIFICADOR "PUSH-PULL" COM SAÍDA COMPLEMENTAR

ASSUNTO

Projeto de um amplificador de potência, classe AB, com transistores de saída em simetria complementar.

OBJETIVO

Familiarizar o aluno com as condições de operação e características particulares do circuito.

PROJETO

Fase 1- Projete o circuito da Figura 2-1 obedecendo as seguintes especificações:

- 1 Potência C.A. de saída de 1W.
- **2** Carga de 8Ω .
- 3 Eficiência superior a 40%.
- 4 Frequência de corte inferior menor que 50Hz.
- 5 Ganho de tensão o maior possível.
- 6 Considerar nos cálculos os transistores: TIP29C, TIP30C, BC547 e BC557 (ou similares).
- 7 Ajuste P₁ até obter a tensão DC no ponto A igual a zero.

COMPONENTES CALCULADOS						
R3 = P =						
R4 =	C1 =					
R5 =	C2 =					
	POLARIZAÇÃO					
Teórico	Simulado	Prático				
$V_{Bq_{-}Q_{1}} =$	$V_{Bq_{-}Q_{1}} =$	$V_{Bq_{-}Q_{1}} =$				
$V_{Bq_{-}Q_{5}} =$	$V_{Bq_Q_5} =$	$V_{Bq_{-}Q_{5}} =$				
$V_{Bq_{-}Q_3} =$	$V_{Bq_Q_3} =$	$V_{Bq_{-}Q_3} =$				
$V_{oq} =$	$V_{oq} =$	$V_{oq} =$ $I_{Cq_Q_5} =$				
$I_{Cq_{-}Q_{5}} =$	$I_{Cq_{-}Q_{s}} =$	$I_{Cq_{-}Q_{5}} =$				
	GANHO DE TENSÃO					
Teórico	Simulado	Prático				
EXCURSÃO I	EXCURSÃO DE SINAL MÁXIMA NA SAÍDA (Sem Saturação)					
Teórico	Simulado	Prático				

FREQUÊNCIAS DE CORTE							
Teórico	Simulado	Prático					
Inferior =	Inferior =	Inferior =					
	Superior =	Superior =					
POTÊN	POTÊNCIA MÁXIMA DE SAÍDA (Sem Saturação)						
Teórico	Simulado	Prático					
Explique a função dos seg	guintes componentes do circuito: R ₁ ,	, R ₂ , D ₁ , D ₂ , D ₃ , D ₄ , C ₂ e C ₅					
	•						
COMENTA	COMENTÁRIOS SOBRE OS RESULTADOS OBTIDOS						

Curto-circuitar os pontos B e C, e esboçar a forma de onda de saída			
· · · · · · · · · · · · · · · · · · ·			
COMENTÁRIOS SOBRE OS RESULTADOS OBTIDOS			

Fase 2- Projete o circuito da Figura 2-2 obedecendo as seguintes recomendações:

- 1 Conservar os valores dos componentes calculados para o circuito da Figura 2-1, exceto o capacitor C_1 .
- 2 Identificar o tipo de realimentação empregada.
- 3 Calcular R₆ para se obter um ganho de tensão realimentado de 4. Este ganho é necessário para que um sinal de entrada com 1V de amplitude produza potência máxima na saída do amplificador. Esta é uma especificação comum aos amplificadores de potência comerciais.
- 4 Recalcular C₁ para manter a frequência de corte inferior menor que 50Hz.

COMPONENTES CALCULADOS					
R6 = C1 =					
	POLARIZAÇÃO				
Teórico	Simulado	Prático			
$V_{Bq_{-}Q_{1}} =$	$V_{Bq_{Q_1}} =$	$V_{Bq_{-}Q_{1}} =$			
$V_{Bq_{-}Q_{5}} =$	$V_{Bq_Q_5} =$	$V_{Bq_{-}Q_{5}} =$			
$V_{Bq_{-}Q_3} =$	$V_{Bq_{-}Q_3} =$	$V_{Bq_{-}Q_{3}} =$			
$V_{oq} =$	$V_{oq} =$	$V_{oq} =$			
$I_{Cq_{-}Q_{5}} =$	$I_{Cq_{-}Q_{s}}=$	$I_{Cq_{-}Q_{5}} =$			
Ide	ntificar o tipo de realimentação e	mpregada			
	GANHO DE TENSÃO				
Teórico	Simulado	Prático			
Teories	Simulado	Trutteo			
	CURSÃO DE SINAL MÁXIMA N				
Teórico	Simulado	Prático			
	FREQUÊNCIAS DE CORT	E			
Teórico	Simulado	Prático			
Inferior =	Inferior =	Inferior =			
	Superior =	Superior =			
POTÊNCIA MÁXIMA DE SAÍDA					
Teórico	Simulado	Prático			
	EFICIÊNCIA COM V ₀ =4V ₁	PP			
Teórico	Simulado	Prático			

Curto-circuitar os pontos B e C, e esboçar a forma de onda de saída, comparando com a anterior
· · · · · · · · · · · · · · · · · · ·
COMENTÁRIOS SOBRE OS RESULTADOS OBTIDOS

Fase 3- Projete o circuito da Figura 2-4 obedecendo as seguintes recomendações:

- 1 Monte o circuito da Figura 2-3 (a) utilizando um microfone de eletreto e um resistor R_{10} =10kΩ.
- 2 Fale ao microfone e observe a amplitude máxima do sinal AC em V_{mic} .
- 3 Com a tensão V_{mic} , projete o pré-amplificador da Figura 2-3 (b) de tal forma a se obter uma tensão máxima V_{pre} =1V e freqüência de corte inferior menor que 50Hz. Conecte o pré-amplificador ao amplificador da Fase 2, conforme a Figura 2-4, substitua a carga R_L por um alto-falante de 8Ω e fale ao microfone.

COMPONENTES CALCULADOS						
R7 =	R8 =		C4 =			
GANHO DE TENSÃO DO PRÉ-AMPLIFICADOR						
Teórico			Prático			
	CIAS DE CORTE	DO PRÉ-AMPL	IFICADOR			
Teórico			Prático			
Inferior =		Inferior =				
COMENTA	ÁRIOS SOBRE OS	RESULTADOS	OBTIDOS			




Figura 2-1: Amplificador Push-Pull.




Figura 2-2: Amplificador Push-Pull com realimentação.




Figura 2-3: Microfone de eletreto. a) Polarização. b) Microfone mais amplificador.





Figura 2-4: Amplificador Push-Pull mais microfone de eletreto.



3. AMPLIFICADOR SINTONIZADO


OBJETIVO

Estudo de um amplificador sintonizado e sua aplicação como amplificador seletivo e "mixer".


PROJETO

Fase 1- Caracterização da bobina

1 - Medir a relação de espiras N_1/N_2 dos indutores, aplicando um sinal senoidal de 100kHz. Considere $N_1 > N_2$.



2 - Medir os parâmetros do indutor, utilizando o esquema abaixo,



onde:

 C_{ν} é uma década capacitiva;

 C_p é a capacitância parasita, que inclui a capacitância do osciloscópio, da fiação, residual da década e da própria bobina;

 R_n é a resistência parasita em paralelo com a bobina.

- 3 Ajuste a frequência do gerador de sinais em 400kHz. Varie a capacitância da década até que o circuito esteja o mais próximo possível da sintonia, e anote o valor obtido C_{V1} . Faça o ajuste fino da frequência do gerador, até obter o ponto exato de sintonia, e anote o valor desta frequência f_1 .
- **4 -** Ainda com o circuito sintonizado, meça o ganho de tensão $A = V_o/V_{in}$ e calcule R_p .

$$A = \frac{R_p}{R_p + 10k} \quad \to \quad R_p = \left(\frac{A}{1 - A}\right) 10k$$

- 5 Ajuste a frequência do gerador de sinais em 300kHz. Varie a capacitância da década até que o circuito esteja o mais próximo possível da sintonia, e anote o valor obtido C_{V2} . Faça o ajuste fino da frequência do gerador, até obter o ponto exato de sintonia, e anote o valor desta frequência f_2 .
- **6** Calcule L_1 e C_p através do sistema de equações:

$$\begin{cases} f_{1} = \frac{1}{2\pi\sqrt{L_{1}(C_{p} + C_{V1})}} \\ f_{2} = \frac{1}{2\pi\sqrt{L_{1}(C_{p} + C_{V2})}} \end{cases} \rightarrow \begin{cases} L_{1} = \frac{f_{1}^{2} - f_{2}^{2}}{4\pi^{2}f_{1}^{2}f_{2}^{2}(C_{V2} - C_{V1})} \\ C_{p} = \frac{C_{V2}f_{2}^{2} - C_{V1}f_{1}^{2}}{f_{1}^{2} - f_{2}^{2}} \end{cases}$$

7 - Calcule o fator de qualidade do indutor na frequência f_1 .

$$Q_b = \frac{R_p}{2\pi f_1 L_1}$$

PARÂMETROS DO INDUTOR				
L ₁ =	$R_p =$	$C_p =$	$Q_b=$	$N_1/N_2 =$

Fase 1- Projetar um amplificador sintonizado, tomando por base, a Figura 3-1, com as seguintes características:

- **1** $V_{CC} = 12V$;
- 2 Frequência de sintonia $f_0 = 400kHz$;
- **3** Ganho de tensão na frequência de sintonia $\left|A(j2\pi f_0)\right| = 20$;
- 4 Seletividade igual a 10.
- 5 Considere fator de qualidade igual a 60 para os capacitores de poliéster metalizado.

COMPONENTES CALCULADOS					
R1 = C1 =					
R2 =	C1 =				
R3 =		C2 =			
RL=		C3=			
	POLARI	ZACÃO			
Teórico	Simu		Prático		
$V_{Bq} =$	$V_{Bq} =$		$V_{Bq} =$		
$V_{Eq} =$	$V_{Eq} =$		$V_{Eq} =$		
$I_{Cq} =$			$I_{Cq} =$		
	FREQUÊNCIA	DE SINTONIA			
Teórico Simulado Prático					
	SELETIVIDADE	DO CIRCUITO			
Teórico	Simu	lado	Prático		
GANHO DE TENSÃO NA FREQUÊNCIA DE SINTONIA					
Teórico Simulado Prático					

DIGA O QUE DEVE SER OBSERVADO NA SAÍDA, QUANDO O SINAL DE ENTRADA FOR:					
	Teórico	Simulado	Prático		
senoidal de 400kHz					
senoidal de 200kHz					
senoidal de 133kHz					
senoidal de 800kHz					
quadrado de 400kHz					
quadrado de 200kHz					
quadrado de 133kHz					
(COMENTÁRIOS SOBRE	OS RESULTADOS OBTID	OS		

Fase 2- Montar um "mixer", modificando o circuito conforme a Figura 3-2

O objetivo deste experimento é mostrar o efeito do batimento de frequências, muito utilizado nos receptores de rádio. Quando dois sinais senoidais, de frequências f_1 e f_2 , são aplicados à base do transistor, e com amplitudes suficientemente elevadas para forçar a operação na região não linear, a

corrente de coletor é o somatório de várias senóides com frequências $f_1 - f_2$ e $\sum_{n=0, m=0}^{\infty} (nf_1 + mf_2)$. Caso

uma destas frequências coincida com a sintonia do filtro, esta será amplificada e visível na saída, enquanto as outras serão fortemente atenuadas. Para obter este efeito, desligue o gerador G_2 , ajuste a frequência de G_1 em 800 kHz e a amplitude para que, no ponto A, exista uma senóide com $1V_{\text{pico}}$. Desligue o gerador G_1 , ajuste a frequência de G_2 em $800 \text{kHz} + f_1$ (f_1 sendo a sintonia medida para filtro) e a amplitude para que, no ponto A, exista uma senóide com $1V_{\text{pico}}$. Ligue os dois geradores e observe o sinal de saída.

FREQUÊNCIA DO SINAL DE SAÍDA				
Teórico	Prático			
f =	f=			
ESBOCE A FORMA DE ONDA OBSERVADA NA SAÍDA				
COMENTÁ DIOS CODDE O	S RESULTADOS OBTIDOS			
COMENTARIOS SOBRE O	S RESULTADOS OBTIDOS			




Figura 3-1: Amplificador sintonizado.




Figura 3-2: Amplificador sintonizado como "mixer".

4. MODULADOR DE AMPLITUDE

OBJETIVO

Estudo de um circuito Modulador de Amplitude (AM), e um demodulador AM por detecção de pico de envoltória.

PROJETO

Fase1 - Projeto do modulador

Utilizando o mesmo indutor acoplado da experiência anterior, dimensione o modulador AM de alto nível da Figura 2-1, de forma a atender as especificações abaixo:

- 1 Frequência da portadora igual a 400kHz;
- 2 Frequência de corte inferior, para o sinal modulador, de 50Hz;
- 3 Frequência de corte superior, para o sinal modulador, de 5kHz;
- 4 Máxima excursão de sinal do oscilador, para qualquer nível de sinal de modulação;
- 5 Tensão e polarização no emissor de Q₂ igual a 1V;
- **6** Carga $R_L = 1k\Omega$.
- 7 Considere fator de qualidade igual a 60 para os capacitores de poliéster metalizado.
- 8 Calcular C₃ para frequência de corte de 100kHz.

PARÂMETROS DO INDUTOR				
L ₁ =	$R_p =$	C _p =	Q _b =	$N_1/N_2 =$

COMPONENTES CALCULADOS			
R1 =	C1 =		
R2 =	C2 =		
R3 =	C3=		
R4=	C4=		
RL=			

POLARIZAÇÃO			
Teórico	Simulado	Prático	
$V_{Bq1} =$	$V_{Bq1} =$	$V_{Bq1} =$	
$V_{Eq1} =$	$V_{Eq1} =$	$V_{Eq1} =$	
$V_{Bq2} =$	$V_{Bq2} =$	$V_{Bq2} =$	
$V_{Eq2} =$	$V_{Eq2} =$	$V_{Eq2} =$	
$I_{Cq2} =$	$I_{Cq2} =$	$I_{Cq2} =$	

FREQUÊNCIA DE OSCILAÇÃO				
Teórico			Prático	
	ıção sem Distorção, p	ara um Sinal M	odulador Senoidal de 50Hz	
Teórico			Prático	
,				
	ção sem Distorção, p	ara um Sinal Mo	odulador Senoidal de 500Hz	
Teórico			Prático	
Mávima Índias da Madulas	ão som Distoução, na	wa um Cinal Ma	duladar Caraidal da 5000Hz	
	zao sem Distorção, pa	ira um Sinai Mo	dulador Senoidal de 5000Hz	
Teórico			Prático	
COMENT	TÁRIOS SOBRE OS	RESULTADOS	ORTIDOS	
COMEN	THUOS SODILE OS	RESCETTEDOS	OBTIDOS	
1				

Fase2 - Projeto do demodulador AM por detecção de pico de envoltória

Troque a carga do modulador por um detector de pico de envoltória, conforme a Figura 4-2. Calcule C_L e recalcule R_L para que o demodulador funcione adequadamente dentro da faixa de frequências especificada para o sinal modulador.

COMPONENTES CALCULADOS		
RL =	CL =	
	dulador (pontos de queda de 3dB)	
Prá	itico	
f_{CI} = f_{CS} =		
$f_{CS}=$		
COMENTÁRIOS SOBRE O	S RESULTADOS OBTIDOS	




Figura 4-1: Modulador de amplitude.




Figura 4-2: Modulador AM com detector de pico de envoltória.

5. MULTIPLICADORES ANALÓGICOS

OBJETIVO

Familiarizar o aluno quanto às técnicas de multiplicação de sinais analógicos variantes no tempo e sua aplicação como moduladores em amplitude com e sem portadora, detectores síncronos, detectores de fase, dobradores de frequência, etc.

INTRODUÇÃO

Durante muito tempo a multiplicação analógica foi conseguida através de várias técnicas como:

- método do quadrado da soma usando dispositivos não lineares que apresentem características quadráticas, predominantes ou não, como FET's, diodos ou transistores de junção, seguidos de filtros passa-faixa.
- método do quadrado da soma balanceada, usando os mesmos dispositivos anteriores, mas em circuitos onde a portadora é suprimida (mais de 40dB) ou reduzida (mais de 20dB). Em baixas frequências pode-se simular um dispositivo com características quadráticas com operacionais e redes de realimentação providas de resistores e diodos em série. Para cada tensão de entrada o ganho será diferente e a aproximação por partes poderá ser quadrática.
- método da modulação por largura de pulsos.
- método dos amplificadores logarítmicos.
- método dos amplificadores de transcondutância variável.

A presente prática será sobre os moduladores balanceados de transcondutância variável e com os coletores dos diferenciais cruzados, conhecidos como células de *Gilbert*. Estas células são comuns a vários integrados como multiplicadores de quatro quadrantes, moduladores, etc.

PROJETO

Fase 1 - Projeto do modulador

Montar um circuito modulador em amplitude da Figura 5-1, que possa funcionar como AM DSB e AM DSB SC numa frequência de portadora $\omega_c = 2\pi \times 100 \times 10^3 \ rad/s$ e frequência da moduladora $\omega_m = 2\pi f_m$, f_m variando de 100Hz a 3kHz. Utilize o modelo da Figura 5-2 para realizar as simulações.

COMPONENTES CALCULADOS						
C1=		C2=		C3=		
	PO	LARIZAÇÃO (com o potenciôme	tro a meio curso)		
	Teórico		Simulado		Prático	
$V_1 =$	$V_8 =$	$V_1 =$	$V_8 =$	$V_1 =$	$V_8 =$	
V ₂ =	$V_{10} =$	V ₂ =	$V_{10} =$	$V_2=$	$V_{10} =$	
V ₃ =	$V_{12} =$	V ₃ =	V ₁₂ =	V ₃ =	$V_{12} =$	
V ₄ =	$V_5 =$	$V_4=$	$V_5=$	V_4 =	$V_5=$	
V ₆ =		$V_6=$		$V_6=$		

Utilize como portadora uma onda senoidal de 100kHz com 500mV de amplitude, e uma senóide de 1kHz e 200mV de amplitude para a moduladora. Ajuste o potenciômetro para que o sinal observado em V_{o^+} ou V_{o^-} esteja modulado em amplitude e com portadora suprimida.

ESBOCE O SINAL OBSERVADO EM V ₀₊ ou V ₀₋			
Simulado	Prático		

Varie o potenciômetro e observe a modulação mudar gradativamente de <u>portadora suprimida</u> para <u>com portadora</u>.

ESBOCE O SINAL OBSERVADO EM V ₀₊ ou V ₀₋ , COM ÍNDICE DE MODULAÇÃO		
Igual a 100%	Igual a 50%	

Ajuste o potenciômetro para obter índice de modulação de 100%. Varie a frequência do sinal modulador e, observando a forma do sinal de saída, determine a frequência de corte inferior do modulador.

FREQUÊNCIA DE CORTE INFERIOR DO MODULADOR			
Teórico	Prático		
$f_{CI} =$	$f_{CI} =$		
COMENTÁRIOS SOBRE OS	RESULTADOS OBTIDOS		

Fase 2 - Duplicador de frequência

O modulador balanceado pode ser usado, quando o sinal de entrada é senoidal, como duplicador, ou oitavador, de frequência. Para isto, basta aplicar V_{in} simultaneamente às entradas <u>portadora</u> e <u>moduladora</u>. Desta forma, o sinal observado nas saídas V_{o+} ou V_{o-} é proporcional a V_{in}^2 , e pode ser representado como:

$$V_{in}^{2}(t) = V_{m} \sin(\omega_{0}t)^{2} = V_{m}^{2}(1 - \cos(2\omega_{0}t))/2$$

Ajuste o potenciômetro para que não exista portadora nas saídas V_{o^+} e V_{o^-} , e aplique um sinal senoidal com 1kHz e 50mV de amplitude às entradas portadora e moduladora.

ESBOCE O SINAL OBSERVADO EM V ₀₊ ou V ₀₋ , E ANOTE A FREQUÊNCIA MEDIDA			
Teórico	Simulado	Prático	
f =	f=	f=	
COMENTA	ÁRIOS SOBRE OS RESULTADOS	SOBTIDOS	

Fase 3 - Detector de fase

O modulador balanceado pode ser usado como detector de fase, entre dois sinais de mesma frequência, conforme a Figura 5-3. A tensão $V_o(t)$ é o produto $V_1(t) \times V_2(t)$, e considerando estas tensões senoidais, tem-se:


$$V_o(t) = V_1 \sin(\omega_0 t) \times V_2 \sin(\omega_0 t + \theta) = V_1 V_2 \cos(\theta) / 2 - V_1 V_2 \cos(2\omega_0 t + \theta) / 2$$

Calculando R e C para que formem um filtro passa-baixas, com frequência de corte suficientemente pequena para eliminar a componente $V_1V_2\cos(2\omega_0t+\theta)/2$, obtém-se:

$$V_o(t) \cong V_1 V_2 \cos(\theta)/2$$

O circuito da Figura 5-4 utiliza um filtro passa-tudo para criar dois sinais defasados, $V_1(t)$ e $V_2(t)$, onde $\langle V_2(j\omega_o) - \langle V_1(j\omega_o) \rangle = -2\tan^{-1}(\omega_o PC)$. Monte o circuito, e calcule os capacitores C para a frequência de corte de 500Hz na saída. Aplique um sinal $V_{in}(t)$ senoidal de 1kHz, com amplitude de 50mV. Ajuste o potenciômetro do defasador de forma que os sinais $V_1(t)$ e $V_2(t)$ estejam defasados de 90°. Em

seguida, ajuste o potenciômetro de injeção de portadora para que a tensão entre as saídas V_{o^+} e V_{o^-} , medidas com o multímetro, seja igual a zero. Este procedimento calibra o detector de fase. Varie o potenciômetro P, faça a gráfico $V_{o^+o^-} \times \theta$ e compare com a curva teórica.






Figura 5-1: Modulador balanceado.




Figura 5-2: Modelo da célula de Gilbert para simulação.




Figura 5-3: Detector de fase.




Figura 5-4: Implementação do detector de fase.

6. MODULADOR DE FM

OBJETIVO

Estudo de um circuito Modulador de Frequência (FM), e determinação do desvio de frequência pelo método do apagamento de portadora.

PROJETO

Fase 1 - Projeto do modulador

Projetar o circuito modulador de FM da Figura 6-1, para operar com frequência de portadora igual a 20MHz. O nível DC da tensão V_a deve ser igual a 6V e a função de transferência $H(s) = V_a/V_{in}$ deve possuir frequência de corte inferior igual a 50Hz e superior igual a 100kHz. O indutor deve ser construído com fio rígido esmaltado de 0.5mm de diâmetro, enrolado em uma fôrma de 1cm de diâmetro e 1cm de comprimento. Para o dimensionamento do indutor, utilize a fórmula abaixo:

$$L = \frac{0.394 r^2 N^2}{9r + 10h}$$

onde

L - é a indutância em μH.

r - é o raio da bobina em cm.

N - é o número de espiras.

h - é o comprimento da bobina em cm.

COMPONENTES CALCULADOS			
C1=	C2=	C3=	
R1=	R2=	R3=	

Fase 2 - Medida da constante k_0 do VCO

No modulador de FM, a frequência é definida pela expressão $\omega(t) = \omega_0 + 2\pi \cdot \Delta f \cdot f(t)$, onde Δf é o desvio de frequência e f(t) é o sinal modulador. Na sua forma canônica, o sinal modulador possui as seguintes características: $\max |f(t)| = 1$ e $\overline{f(t)} = 0$. Portanto, na saída do modulador de FM devemos ter $v_o(t) = A_C \cos \left(\omega_0 t + 2\pi \cdot \Delta f \cdot \int_t f(\tau) d\tau\right)$. No circuito real, a tensão de saída é dada por $v_o(t) = A_C \cos \left(\omega_0 t + 2\pi \cdot k_O \cdot \int_t v_{in}(\tau) d\tau\right)$ Ao aplicarmos $v_{in}(t) = V_m \cos \left(2\pi \cdot f_m \cdot t\right)$, obtemos $v_o(t) = A_C \cos \left(\omega_0 t + 2\pi \cdot V_m k_O / f_m \cdot \sin \left(2\pi \cdot f_m \cdot t\right)\right)$, onde o termo $V_m k_O$ é o desvio de frequência Δf , e $V_m k_O / f_m$ é o índice de modulação β . Quando $\beta = 2.4$, obtemos o primeiro apagamento de portadora, e esta propriedade é muito utilizada para determinação do desvio de frequência dos moduladores de FM.

Faça $v_{in}(t) = 0$ e, com o auxilio do analisador de espectro, meça a frequência da portadora do modulador.

FREQUÊNCIA DA PORTADORA			
Teórico	Sin	nulado	Prático
$f_0 =$	$f_0 =$		$f_0 =$
COMENTA	ÁRIOS SOBRE	OS RESULTADOS	OBTIDOS
			dativamente a amplitude de $v_{in}(t)$ e
observe o aparecimento das raias la	terais. Meça o esp	açamento entre as ra	aias.
	SPAÇAMENTO	ENTRE AS RAIA	
Teórico			Prático
COMENTA	ÁRIOS SOBRE	OS RESULTADOS	SOBTIDOS
Continue aumentando a amplitu	$\frac{1}{1}$ ude de $v_{i}(t)$ até	obter o primeiro ar	pagamento de portadora, e calcule a
Continue aumentando a amplitude de $v_{in}(t)$ até obter o primeiro apagamento de portadora, e calcule a constante k_O do VCO.			
	DESVIO DE	FREQUÊNCIA	
		k ₀ =	
COMENTA	ÁRIOS SOBRE	OS RESULTADOS	SOBTIDOS




Figura 6-1: Circuito modulador de FM.

7. FONTES CHAVEADAS

OBJETIVO

Projetar e verificar o funcionamento dos conversores BOOST, BUCK-BOOST e BUCK.

PRÁTICA

a) Conversor Boost

O circuito da Figura 7-1 é um conversor Boost operando no modo descontínuo. Dimensione R_S e C_S de forma a obter V_S =20V com α =0.5 e uma variação máxima de 0.1V. A tensão V_{CC} deve ser ajustada em 5V, e V_p conforme a Figura 7-2. Assuma uma frequência de chaveamento de 20kHZ.

Equações de projeto:

Tempo de carregamento do indutor L, $T_C = \alpha T$, $0 \le \alpha \le 0.5$.

Tempo de descarregamento do indutor L, $T_D = \alpha_l T$, $0 \le \alpha_l \le (1-\alpha)$.

Tensão de saída $V_S = (V_{CC} - V_T)\alpha/\alpha_1 - V_D + V_{CC}$, onde V_T e V_D são as tensões de condução do transistor e diodo D_1 respectivamente.


Corrente média na carga $I_S = (V_{CC} - V_T) \alpha \alpha_1 T / 2L$.

Corrente máxima acumulada no indutor L, $I_{L_{\max}} = \alpha \left(V_{CC} - V_T\right)T/L$.

Capacitor em função da máxima variação de tensão na saída, $C_S = I_S \left(2-\alpha_1\right)^2 T / 4\Delta V_S$.

TENSÃO DE SAÍDA V_s , COM O RESISTOR DE 100 Ω EM CURTO-CIRCUITO			
Teórico	Simulado	Prático	
$V_S =$	$V_S =$	$V_S =$	
TENSÃO DE RIPPLE Δ	$ m V_{S}$, COM O RESISTOR DE 100 $ m \Omega$ 1	EM CURTO-CIRCUITO	
Teórico	Simulado	Prático	
$\Delta V_{S} =$	$\Delta V_{S} =$	$\Delta V_{S} =$	
Esboce a corrente de carga e descarga do indutor, observando a tensão no ponto A. $V_A = V_{CC} - 10I$.			
Teórico	Simulado	Prático	

	e um gráfico de V _S em função de α.
Simulado	Prático
COMENTARIOS SOBR	E OS RESULTADOS OBTIDOS






Figura 7-1: Conversor BOOST.




Figura 7-2: Fonte de excitação do conversor Boost.

b) Conversor Buck-Boost

O circuito da Figura 7-3 é um conversor Buck-Boost operando no modo descontínuo. Dimensione R_S e C_S de forma a obter V_S =-20V com α =0.5 e uma variação máxima de 0.1V. A tensão V_{CC} deve ser ajustada em 5V, e V_p conforme a Figura 7-4. Assuma uma frequência de chaveamento de 20kHZ.

Equações de projeto:

Tempo de carregamento do indutor L, $T_C = \alpha T$, $0 \le \alpha \le 0.5$.

Tempo de descarregamento do indutor L, $T_D = \alpha_l T$, $0 \le \alpha_l \le (1-\alpha)$.


Tensão de saída $V_S = -(V_{CC} - V_T)\alpha/\alpha_1 + V_D$, onde V_T e V_D são as tensões de condução do transistor e diodo D respectivamente.


 $I_S = \left(\alpha^2 \left(V_{CC} - V_T\right)^2 T\right) / \left(2 \left(V_D - V_S\right) L\right)$, onde I_S é a corrente DC na carga R_S, e T o período de chaveamento.

Corrente máxima acumulada no indutor L, $I_{L_{\text{max}}} = \alpha \left(V_{CC} - V_T \right) T / L$.

Capacitor em função da máxima variação de tensão na saída, $C_S = I_S \left(2-\alpha_1\right)^2 T / 4\Delta V_S$.

TENSÃO DE SAÍDA V_s , COM O RESISTOR DE 100 Ω EM CURTO-CIRCUITO							
Teórico	Simulado		Prático				
$V_S =$	$V_S =$		$V_S =$				
TENSÃO DE RIPPLE ΔV_{s} , COM O RESISTOR DE 100 Ω EM CURTO-CIRCUITO							
Teórico	Sin	nulado	Prático				
$\Delta V_{\rm S} =$	$\Delta V_S =$		$\Delta V_S =$				
Esboce a corrente de carga e descarga do indutor, observando a tensão no ponto A. $V_{\scriptscriptstyle A}$ = $10I$.							
Teórico	Simulado		Prático				
	.2 a 0.5, e plote u	m gráfico de V _S em					
Simulado		Prático					








Figura 7-3: Conversor Buck-Boost.




Figura 7-4: Fonte de excitação do conversor Buck-Boost.

c) Conversor Buck

O circuito da Figura 7-5 é um conversor Buck. Calcule α e dimensione R_S e C_S de forma a obter V_S =5V com uma atenuação mínima do filtro LC igual a 0.01 na frequência de chaveamento. A tensão V_{CC} deve ser ajustada em 10V, e V_p conforme a Figura 7-6. Assuma uma frequência de chaveamento de 20kHZ. Considere também a possibilidade α poder variar de um valor mínimo de 0.2 a um máximo de 0.8.

Equações de projeto:

Tempo de carregamento do indutor L, $T_C = \alpha T$, $0.2 \le \alpha \le 1$.

Tensão de saída $V_S = (V_{CC} - V_T)\alpha - V_D(1-\alpha)$, onde V_T e V_D são as tensões de condução do transistor e diodo D respectivamente.


Capacitor $C_s = T^2/(4\pi^2 AL)$, onde A é a atenuação do filtro LC na frequência de chaveamento, T é o período de chaveamento.

A corrente mínima na carga $I_{\rm Smin}$ que garante a corrente $I_{\rm L}$ no indutor maior que zero, com α mínimo é $I_{\rm Smin} = (V_{\rm CC} + V_{\rm D} - V_{\rm T})\alpha_{\rm min} \left(1 - \alpha_{\rm min}\right)T/2L$.

O resistor máximo admissível é $R_{S \text{ max}} = V_{S \text{ min}} / I_{S \text{ min}}$.

TENSÃO DE SAÍDA V _s , COM α CALCULADO							
Teórico	Simulado	Prático					
$V_S =$	$V_S =$	$V_S =$					
ATENUAÇA	ÃO A DO FILTRO LC, COM α CA	ALCULADO					
Teórico	Simulado	Prático					
$\Delta V_{S} =$	$\Delta V_{\rm S}$ =	$\Delta V_{S} =$					
Varie α de 0.	Varie α de 0.2 a 0.8, e plote um gráfico de V_S em função de α .						
Teórico	Simulado	Prático					

COMENTÁRIOS SOBRE OS RESULTADOS OBTIDOS






Figura 7-5: Conversor Buck.




Figura 7-6: Fonte de excitação do conversor Buck.

DATASHEETS

High-speed diodes

1N4148; 1N4448

FEATURES


- Hermetically sealed leaded glass SOD27 (DO-35) package
- High switching speed: max. 4 ns
- · General application
- Continuous reverse voltage: max. 75 V
- Repetitive peak reverse voltage: max. 75 V
- Repetitive peak forward current: max. 450 mA.

APPLICATIONS

· High-speed switching.

DESCRIPTION

The 1N4148 and 1N4448 are high-speed switching diodes fabricated in planar technology, and encapsulated in hermetically sealed leaded glass SOD27 (DO-35) packages.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{RRM}	repetitive peak reverse voltage		_	75	V
V _R	continuous reverse voltage		_	75	V
I _F	continuous forward current	see Fig.2; note 1	_	200	mA
I _{FRM}	repetitive peak forward current		_	450	mA
I _{FSM}	non-repetitive peak forward current	square wave; T _j = 25 °C prior to surge; see Fig.4			
		t = 1 μs	_	4	A
		t = 1 ms	_	1	A
		t = 1 s	_	0.5	A
P _{tot}	total power dissipation	T _{amb} = 25 °C; note 1	_	500	mW
T _{stg}	storage temperature		-65	+200	°C
Tj	junction temperature		_	200	°C

Note

1. Device mounted on an FR4 printed circuit-board; lead length 10 mm.

1999 May 25 2

High-speed diodes

1N4148; 1N4448

ELECTRICAL CHARACTERISTICS

 $T_j = 25$ °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _F	forward voltage	see Fig.3			
	1N4148	I _F = 10 mA	_	1	V
	1N4448	I _F = 5 mA	0.62	0.72	V
		I _F = 100 mA	_	1	V
I _R	reverse current	V _R = 20 V; see Fig.5		25	nA
		V _R = 20 V; T _j = 150 °C; see Fig.5	_	50	μΑ
I _R	reverse current; 1N4448	$V_R = 20 \text{ V}; T_j = 100 ^{\circ}\text{C}; \text{ see Fig.5}$	_	3	μΑ
C _d	diode capacitance	f = 1 MHz; V _R = 0; see Fig.6		4	pF
t _{rr}	reverse recovery time	when switched from I_F = 10 mA to I_R = 60 mA; R_L = 100 Ω ; measured at I_R = 1 mA; see Fig.7		4	ns
V _{fr}	forward recovery voltage	when switched from $I_F = 50$ mA; $t_r = 20$ ns; see Fig.8	_	2.5	V

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-tp}	thermal resistance from junction to tie-point	lead length 10 mm	240	K/W
R _{th j-a}	thermal resistance from junction to ambient	lead length 10 mm; note 1	350	K/W

Note


1. Device mounted on a printed circuit-board without metallization pad.

1999 May 25 3

High-speed diodes


1N4148; 1N4448

GRAPHICAL DATA




Device mounted on an FR4 printed-circuit board; lead length 10 mm.

Fig.2 Maximum permissible continuous forward current as a function of ambient temperature.



- (1) $T_j = 175$ °C; typical values.
- (2) $T_j = 25$ °C; typical values.
- (3) $T_j = 25$ °C; maximum values.

Fig.3 Forward current as a function of forward voltage.




Based on square wave currents. $T_j = 25$ °C prior to surge.


Fig.4 Maximum permissible non-repetitive peak forward current as a function of pulse duration.

1999 May 25 4

High-speed diodes

1N4148; 1N4448







voltage; typical values.

1999 May 25 5

High-speed diodes

1N4148; 1N4448





6

1999 May 25

NPN general purpose transistors

BC546; BC547

FEATURES

- Low current (max. 100 mA)
- Low voltage (max. 65 V).

APPLICATIONS


• General purpose switching and amplification.

DESCRIPTION

NPN transistor in a TO-92; SOT54 plastic package. PNP complements: BC556 and BC557.

PINNING

PIN	DESCRIPTION
1	emitter
2	base
3	collector



and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter			
	BC546		_	80	V
	BC547		_	50	V
V _{CEO}	collector-emitter voltage	open base			
	BC546		_	65	V
	BC547		_	45	V
V _{EBO}	emitter-base voltage	open collector			
	BC546		_	6	V
	BC547		_	6	V
I _C	collector current (DC)		_	100	mA
I _{CM}	peak collector current		_	200	mA
I _{BM}	peak base current		_	200	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C; note 1	_	500	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		_	150	°C
T _{amb}	operating ambient temperature		-65	+150	°C

2

Note

1. Transistor mounted on an FR4 printed-circuit board.

NPN general purpose transistors

BC546; BC547

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1	0.25	K/mW

Note

1. Transistor mounted on an FR4 printed-circuit board.

CHARACTERISTICS

 $T_j = 25$ °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{CBO}	collector cut-off current	I _E = 0; V _{CB} = 30 V	_	_	15	nA
		I _E = 0; V _{CB} = 30 V; T _j = 150 °C	_	_	5	μΑ
I _{EBO}	emitter cut-off current	I _C = 0; V _{EB} = 5 V	_	_	100	nA
h _{FE}	DC current gain	$I_C = 10 \mu A; V_{CE} = 5 V;$				
	BC546A	see Figs 2, 3 and 4	_	90	_	
	BC546B; BC547B		_	150	_	
	BC547C		_	270	_	
	DC current gain	$I_C = 2 \text{ mA}; V_{CE} = 5 \text{ V};$				
	BC546A	see Figs 2, 3 and 4	110	180	220	
	BC546B; BC547B		200	290	450	
	BC547C		420	520	800	
	BC547		110	_	800	
	BC546		110	_	450	
V _{CEsat}	collector-emitter saturation	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$	_	90	250	mV
	voltage	I _C = 100 mA; I _B = 5 mA	_	200	600	mV
V _{BEsat}	base-emitter saturation voltage	$I_C = 10 \text{ mA}$; $I_B = 0.5 \text{ mA}$; note 1	_	700	_	mV
		I _C = 100 mA; I _B = 5 mA; note 1	_	900	_	mV
V _{BE}	base-emitter voltage	I _C = 2 mA; V _{CE} = 5 V; note 2	580	660	700	mV
		I _C = 10 mA; V _{CE} = 5 V	_	_	770	mV
C _c	collector capacitance	I _E = i _e = 0; V _{CB} = 10 V; f = 1 MHz	_	1.5	_	pF
C _e	emitter capacitance	$I_C = I_C = 0$; $V_{EB} = 0.5 \text{ V}$; $f = 1 \text{ MHz}$	_	11	_	pF
f _T	transition frequency	I _C = 10mA; V _{CE} = 5 V; f = 100 MHz	100	_	_	MHz
F	noise figure	I_C = 200 μA; V_{CE} = 5 V; R_S = 2 kΩ; f = 1 kHz; B = 200 Hz		2	10	dB


Notes

- 1. V_{BEsat} decreases by about 1.7 mV/K with increasing temperature.
- 2. V_{BE} decreases by about 2 mV/K with increasing temperature.

NPN general purpose transistors


BC546; BC547





NPN general purpose transistors

BC546; BC547



PNP general purpose transistors

BC556; BC557

Product specification

FEATURES

• Low current (max. 100 mA)

• Low voltage (max. 65 V).

APPLICATIONS

• General purpose switching and amplification.

DESCRIPTION

PNP transistor in a TO-92; SOT54 plastic package. NPN complements: BC546 and BC547.

PINNING

PIN	DESCRIPTION
1	emitter
2	base
3	collector




Fig.1 Simplified outline (TO-92; SOT54) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter			
	BC556		_	-80	V
	BC557		_	-50	V
V _{CEO}	collector-emitter voltage	open base			
	BC556		_	-65	V
	BC557		_	-45	V
V _{EBO}	emitter-base voltage	open collector	_	- 5	V
I _C	collector current (DC)		_	-100	mA
I _{CM}	peak collector current		_	-200	mA
I _{BM}	peak base current		_	-200	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	_	500	mW
T _{stg}	storage temperature		-65	+150	°C
T _j	junction temperature		_	150	°C
T _{amb}	operating ambient temperature		-65	+150	°C

PNP general purpose transistors

BC556; BC557

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1	250	K/W

Note

1. Transistor mounted on an FR4 printed-circuit board.

CHARACTERISTICS

 $T_j = 25$ °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{CBO}	collector cut-off current	I _E = 0; V _{CB} = -30 V	_	-1	-15	nA
		$I_E = 0$; $V_{CB} = -30 \text{ V}$; $T_j = 150 ^{\circ}\text{C}$	_	_	-4	μΑ
I _{EBO}	emitter cut-off current	I _C = 0; V _{EB} = -5 V	_	_	-100	nA
h _{FE}	DC current gain BC556 BC557 BC556A BC556B; BC557B BC557C collector-emitter saturation	$I_C = -2$ mA; $V_{CE} = -5$ V; see Figs 2, 3 and 4 $I_C = -10$ mA; $I_B = -0.5$ mA	125 125 125 220 420	- - - - -	475 800 250 475 800 –300	mV
OLGA	voltage	$I_{\rm C} = -100 \text{ mA}; I_{\rm B} = -5 \text{ mA}$	_	-180	-650	mV
V _{BEsat}	base-emitter saturation voltage	$I_C = -10 \text{ mA}$; $I_B = -0.5 \text{ mA}$; note 1 $I_C = -100 \text{ mA}$; $I_B = -5 \text{ mA}$; note 1	_	-750 -930	_	mV mV
V _{BE}	base-emitter voltage	$I_C = -2 \text{ mA}; V_{CE} = -5 \text{ V}; \text{ note } 2$ $I_C = -10 \text{ mA}; V_{CE} = -5 \text{ V}; \text{ note } 2$	-600 -	-650 -	-750 -820	mV mV
C _c	collector capacitance	$I_E = i_e = 0$; $V_{CB} = -10 \text{ V}$; $f = 1 \text{ MHz}$	_	3	_	pF
C _e	emitter capacitance	$I_C = I_c = 0$; $V_{EB} = -0.5 \text{ V}$; $f = 1 \text{ MHz}$	_	10	_	pF
f _T	transition frequency	$I_C = -10 \text{ mA}; V_{CE} = -5 \text{ V}; f = 100 \text{ MHz}$	100	_	_	MHz
F	noise figure	$I_{C} = -200 \ \mu A; \ V_{CE} = -5 \ V; \ R_{S} = 2 \ k\Omega;$ $f = 1 \ kHz; \ B = 200 \ Hz$	_	2	10	dB


Notes

- 1. V_{BEsat} decreases by about –1.7 mV/K with increasing temperature.
- 2. V_{BE} decreases by about –2 mV/K with increasing temperature.

PNP general purpose transistors

BC556; BC557






4

1999 Apr 15

PNP general purpose transistors

BC556; BC557



NPN medium frequency transistors

BF494; BF495

FEATURES

- Low current (max. 30 mA)
- Low voltage (max. 20 V).

APPLICATIONS


- HF applications in radio and television receivers
- FM tuners
- · Low noise AM mixer-oscillators
- IF amplifiers in AM/FM receivers.

DESCRIPTION

NPN medium frequency transistor in a TO-92; SOT54 plastic package.

PINNING

PIN	DESCRIPTION
1	base
2	emitter
3	collector



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	_	30	V
V _{CEO}	collector-emitter voltage	open base	_	20	V
I _{CM}	peak collector current		_	30	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	_	300	mW
h _{FE}	DC current gain	$I_C = 1 \text{ mA}; V_{CE} = 10 \text{ V}$			
	BF494		67	220	
	BF495		35	125	
f _T	transition frequency	I _C = 1 mA; V _{CE} = 10 V; f = 100 MHz	120	_	MHz

1997 Jul 08 2

NPN medium frequency transistors

BF494; BF495

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	_	30	V
V_{CEO}	collector-emitter voltage open base		_	20	V
V_{EBO}	emitter-base voltage	open collector	_	5	V
I _C	collector current (DC)		_	30	mA
I _{CM}	peak collector current		_	30	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C; note 1	_	300	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		_	150	°C
T _{amb}	operating ambient temperature		–65	+150	°C

Note

1. Transistor mounted on an FR4 printed-circuit board.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	note 1	420	K/W

Note

1. Transistor mounted on an FR4 printed-circuit board.

CHARACTERISTICS

 T_{amb} = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I _{CBO}	collector cut-off current	I _E = 0; V _{CB} = 20 V	_	100	nA
		I _E = 0; V _{CB} = 20 V; T _{amb} = 150 °C	_	4	μΑ
I _{EBO}	emitter cut-off current	$I_C = 0; V_{EB} = 4 V$	_	100	nA
h _{FE}	DC current gain	$I_C = 1 \text{ mA}; V_{CE} = 10 \text{ V}$			
	BF494		67	220	
	BF494B		100	220	
	BF495		35	125	
	BF495B		100	125	
V _{BE}	base-emitter voltage	I _C = 1 mA; V _{CE} = 10 V	650	740	mV
C _{re}	feedback capacitance	I _C = 0; V _{CB} = 10 V; f = 1 MHz	_	1	pF
f _T	transition frequency	$I_C = 1 \text{ mA}; V_{CE} = 10 \text{ V}; f = 100 \text{ MHz}$	120	_	MHz

1997 Jul 08 3

- Designed for Complementary Use with the TIP30 Series
- 30 W at 25°C Case Temperature
- 1 A Continuous Collector Current
- 3 A Peak Collector Current
- Customer-Specified Selections Available

TO-220 PACKAGE

Pin 2 is in electrical contact with the mounting base.

MDTRACA

absolute maximum ratings at 25°C case temperature (unless otherwise noted)

RATING		SYMBOL	VALUE	UNIT
	TIP29		80	
Collector-base voltage (I _F = 0)	TIP29A	\/	100	V
Collector-base voltage (IE = 0)	TIP29B	V _{CBO}	120	V
	TIP29C		140	
	TIP29		40	
Collector emitter veltage (L = 0)	TIP29A	\/	60	V
Collector-emitter voltage (I _B = 0)	TIP29B	V _{CEO}	80	
	TIP29C		100	
Emitter-base voltage		V _{EBO}	5	V
Continuous collector current		I _C	1	Α
Peak collector current (see Note 1)		I _{CM}	3	Α
Continuous base current		I _B	0.4	Α
Continuous device dissipation at (or below) 25°C case temperature (see Note 2)		P _{tot}	30	W
Continuous device dissipation at (or below) 25°C free air temperature (see Note	3)	P _{tot}	2	W
Unclamped inductive load energy (see Note 4)		½LI _C ²	32	mJ
Operating junction temperature range		Tj	-65 to +150	°C
Storage temperature range		T _{stg}	-65 to +150	°C
Lead temperature 3.2 mm from case for 10 seconds		T _L	250	°C

NOTES: 1. This value applies for $t_p \le 0.3$ ms, duty cycle $\le 10\%$.

- 2. Derate linearly to 150°C case temperature at the rate of 0.24 W/°C.
- 3. Derate linearly to 150°C free air temperature at the rate of 16 mW/°C.
- 4. This rating is based on the capability of the transistor to operate safely in a circuit of: L = 20 mH, $I_{B(on)}$ = 0.4 A, R_{BE} = 100 Ω , $V_{BE(off)}$ = 0, R_S = 0.1 Ω , V_{CC} = 20 V.



TIP29, TIP29A, TIP29B, TIP29C NPN SILICON POWER TRANSISTORS

JULY 1968 - REVISED MARCH 1997

electrical characteristics at 25°C case temperature

	PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C = 30 mA (see Note 5)	I _B = 0	TIP29 TIP29A TIP29B TIP29C	40 60 80 100			V
I _{CES}	Collector-emitter cut-off current	V _{CE} = 80 V V _{CE} = 100 V V _{CE} = 120 V V _{CE} = 140 V	$V_{BE} = 0$ $V_{BE} = 0$ $V_{BE} = 0$ $V_{BE} = 0$	TIP29 TIP29A TIP29B TIP29C			0.2 0.2 0.2 0.2	mA
I _{CEO}	Collector cut-off current	$V_{CE} = 30 \text{ V}$ $V_{CE} = 60 \text{ V}$	$I_{B} = 0$ $I_{B} = 0$	TIP29/29A TIP29B/29C			0.3 0.3	mA
I _{EBO}	Emitter cut-off current	V _{EB} = 5 V	I _C = 0				1	mA
h _{FE}	Forward current transfer ratio	$V_{CE} = 4 V$ $V_{CE} = 4 V$	$I_{C} = 0.2 \text{ A}$ $I_{C} = 1 \text{ A}$	(see Notes 5 and 6)	40 15		75	
V _{CE(sat)}	Collector-emitter saturation voltage	I _B = 125 mA	I _C = 1 A	(see Notes 5 and 6)			0.7	V
V_{BE}	Base-emitter voltage	V _{CE} = 4 V	I _C = 1 A	(see Notes 5 and 6)			1.3	V
h _{fe}	Small signal forward current transfer ratio	V _{CE} = 10 V	I _C = 0.2 A	f = 1 kHz	20			
h _{fe}	Small signal forward current transfer ratio	V _{CE} = 10 V	I _C = 0.2 A	f = 1 MHz	3			_

NOTES: 5. These parameters must be measured using pulse techniques, t_p = 300 μ s, duty cycle \leq 2%.

thermal characteristics

Ī		PARAMETER	MIN	TYP	MAX	UNIT
Ī	$R_{\theta JC}$	Junction to case thermal resistance			4.17	°C/W
Γ	$R_{\theta JA}$	Junction to free air thermal resistance			62.5	°C/W

resistive-load-switching characteristics at 25°C case temperature

		PARAMETER	TEST CONDITIONS †				TYP	MAX	UNIT
Ī	t _{on}	Turn-on time	I _C = 1 A	$I_{B(on)} = 0.1 A$	$I_{B(off)} = -0.1 A$		0.5		μs
Ī	t _{off}	Turn-off time	$V_{BE(off)} = -4.3 \text{ V}$	$R_L = 30 \Omega$	$t_p = 20 \ \mu s, \ dc \le 2\%$		2		μs

 $^{^{\}dagger} \ \ \mbox{Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.}$

^{6.} These parameters must be measured using voltage-sensing contacts, separate from the current carrying contacts.

TYPICAL CHARACTERISTICS

TYPICAL DC CURRENT GAIN VS COLLECTOR CURRENT $T_{CS631AD}$ $T_{C} = 25^{\circ}C$ $T_{C} = 300 \,\mu s, \, duty \, cycle < 2\%$ $T_{C} = 25^{\circ}C$ $T_{C} = 25^{\circ}C$

Figure 1.

COLLECTOR-EMITTER SATURATION VOLTAGE




Figure 2.

BASE-EMITTER VOLTAGE





Figure 3.



MAXIMUM SAFE OPERATING REGIONS



THERMAL INFORMATION

MAXIMUM POWER DISSIPATION





Figure 5.

- Designed for Complementary Use with the TIP29 Series
- 30 W at 25°C Case Temperature
- 1 A Continuous Collector Current
- 3 A Peak Collector Current
- Customer-Specified Selections Available

TO-220 PACKAGE (TOP VIEW)



Pin 2 is in electrical contact with the mounting base.

MDTRACA

absolute maximum ratings at 25°C case temperature (unless otherwise noted)

RATING		SYMBOL	VALUE	UNIT
	TIP30		-80	
Collector-base voltage (I _F = 0)	TIP30A	\/	-100	V
Collector-base voltage (IE = 0)	TIP30B	V _{CBO}	-120	V
	TIP30C		-140	
	TIP30		-40	V
Collector-emitter voltage (I _R = 0)	TIP30A	\/	-60	
Collector-entitler voltage (IB = 0)	TIP30B	V _{CEO}	-80	
	TIP30C		-100	
Emitter-base voltage		V _{EBO}	-5	V
Continuous collector current		I _C	-1	Α
Peak collector current (see Note 1)		I _{CM}	-3	Α
Continuous base current		I _B	-0.4	Α
Continuous device dissipation at (or below) 25°C case temperature (see Note 2)		P _{tot}	30	W
Continuous device dissipation at (or below) 25°C free air temperature (see Note	3)	P _{tot}	2	W
Unclamped inductive load energy (see Note 4)		½LI _C ²	32	mJ
Operating junction temperature range		Tj	-65 to +150	°C
Storage temperature range		T _{stg}	-65 to +150	°C
Lead temperature 3.2 mm from case for 10 seconds		TL	250	°C

NOTES: 1. This value applies for $t_p \le 0.3$ ms, duty cycle $\le 10\%$.

- 2. Derate linearly to 150°C case temperature at the rate of 0.24 W/°C.
- 3. Derate linearly to 150°C free air temperature at the rate of 16 mW/°C.
- 4. This rating is based on the capability of the transistor to operate safely in a circuit of: L = 20 mH, $I_{B(on)}$ = -0.4 A, R_{BE} = 100 Ω , $V_{BE(off)}$ = 0, R_S = 0.1 Ω , V_{CC} = -20 V.



TIP30, TIP30A, TIP30B, TIP30C PNP SILICON POWER TRANSISTORS

JULY 1968 - REVISED MARCH 1997

electrical characteristics at 25°C case temperature

	PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C = -30 mA (see Note 5)	I _B = 0	TIP30 TIP30A TIP30B	-40 -60 -80			V
		V _{CE} = -80 V	V _{BE} = 0	TIP30C TIP30	-100		-0.2	
I _{CES}	Collector-emitter cut-off current	V _{CE} = -100 V V _{CE} = -120 V	$V_{BE} = 0$ $V_{BE} = 0$	$V_{BE} = 0$ TIP30A $V_{BE} = 0$ TIP30B			-0.2 -0.2 -0.2	mA
I _{CEO}	Collector cut-off current	$V_{CE} = -140 \text{ V}$ $V_{CE} = -30 \text{ V}$ $V_{CE} = -60 \text{ V}$	$V_{BE} = 0$ $I_{B} = 0$ $I_{B} = 0$	TIP30/30A TIP30B/30C			-0.2 -0.3 -0.3	mA
I _{EBO}	Emitter cut-off current	V _{EB} = -5 V	I _C = 0				-1	mA
h _{FE}	Forward current transfer ratio	$V_{CE} = -4 V$ $V_{CE} = -4 V$	$I_C = -0.2 \text{ A}$ $I_C = -1 \text{ A}$	(see Notes 5 and 6)	40 15		75	
V _{CE(sat)}	Collector-emitter saturation voltage	I _B = -125 mA	I _C = -1 A	(see Notes 5 and 6)			-0.7	V
V_{BE}	Base-emitter voltage	V _{CE} = -4 V	I _C = -1 A	(see Notes 5 and 6)			-1.3	V
h _{fe}	Small signal forward current transfer ratio	V _{CE} = -10 V	I _C = -0.2 A	f = 1 kHz	20			
h _{fe}	Small signal forward current transfer ratio	V _{CE} = -10 V	I _C = -0.2 A	f = 1 MHz	3			

NOTES: 5. These parameters must be measured using pulse techniques, t_p = 300 μ s, duty cycle \leq 2%.

thermal characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to case thermal resistance			4.17	°C/W
$R_{\theta JA}$	Junction to free air thermal resistance			62.5	°C/W

resistive-load-switching characteristics at 25°C case temperature

Ī		PARAMETER	TEST CONDITIONS †				TYP	MAX	UNIT
Ī	t _{on}	Turn-on time	I _C = -1 A	$I_{B(on)} = -0.1 \text{ A}$	$I_{B(off)} = 0.1 A$		0.3		μs
Ī	t _{off}	Turn-off time	$V_{BE(off)} = 4.3 \text{ V}$	$R_L = 30 \Omega$	$t_p = 20 \ \mu s, \ dc \le 2\%$		1		μs

 $^{^{\}dagger} \ \ \mbox{Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.}$

^{6.} These parameters must be measured using voltage-sensing contacts, separate from the current carrying contacts.

TYPICAL CHARACTERISTICS

TYPICAL DC CURRENT GAIN VS COLLECTOR CURRENT $T_{CS632AD}$ $T_{C} = 25^{\circ}C$ $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2% $T_{D} = 300 \,\mu S$, duty cycle < 2%

COLLECTOR-EMITTER SATURATION VOLTAGE






Figure 1. Figure 2.

BASE-EMITTER VOLTAGE



Power

MAXIMUM SAFE OPERATING REGIONS



THERMAL INFORMATION

MAXIMUM POWER DISSIPATION




Figure 5.

TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion 0.003% Typ

- Low Noise
 - $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- High Input Impedance . . . JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/μs Typ
- Common-Mode Input Voltage Range Includes V_{CC+}

description

The JFET-input operational amplifiers in the TL07_ series are designed as low-noise versions of the TL08_ series amplifiers with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07_ series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.

AVAILABLE OPTIONS

					PA	CKAGE			
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (J)	CERAMIC DIP (JG)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP PACKAGE (PW)	FLAT PACKAGE (W)
	10 mV 6 mV 3 mV	TL071CD TL071ACD TL071BCD			_	_	TL071CP TL071ACP TL071BCP	TL071CPWLE — —	_
0°C to 70°C	10 mV 6 mV 3 mV	TL072CD TL072ACD TL072BCD	_	_	_	_	TL072CP TL072ACP TL072BCP	TL072CPWLE — —	_
	10 mV 6 mV 3 mV	TL074CD TL074ACD TL074BCD				TL074CN TL074ACN TL074BCN	_	TL074CPWLE — —	_
-40°C to 85°C	6 mV	TL071ID TL072ID TL074ID	1	ı	ı	— — TL074IN	TL071IP TL072IP —	_	_
−55°C to 125°C	6 mV 6 mV 9 mV	_	TL071MFK TL072MFK TL074MFK	— — TL074MJ	TL071MJG TL072MJG —	— — TL074MN	— TL072MP —	_	— — TL074MW

[†] The D package is available taped and reeled. Add the suffix R to the device type (e.g., TL071CDR). The PW package is only available left-ended taped and reeled (e.g., TL072CPWLE).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996




NC - No internal connection

symbols



schematic (each amplifier)



All component values shown are nominal.

COMPONENT COUNT [†]						
COMPONENT TYPE	TL071	TL072	TL074			
Resistors	11	22	44			
Transistors	14	28	56			
JFET	2	4	6			
Diodes	1	2	4			
Capacitors	1	2	4			
epi-FET	1	2	4			

[†] Includes bias and trim circuitry



TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC+} (see Note 1)
Supply voltage, V _{CC} (see Note 1)
Differential input voltage, V _{ID} (see Note 2)±30 V
Input voltage, V _I (see Notes 1 and 3)±15 V
Duration of output short circuit (see Note 4) unlimited
Continuous total power dissipation See Dissipation Rating Table
Operating free-air temperature range, T _A : C suffix
I suffix40°C to 85°C
M suffix−55°C to 125°C
Storage temperature range
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J, JG, or W package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, P, or PW package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC-.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 - 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D (8 pin)	680 mW	5.8 mW/°C	33°C	465 mW	378 mW	N/A
D (14 pin)	680 mW	7.6 mW/°C	60°C	604 mW	490 mW	N/A
FK	680 mW	11.0 mW/°C	88°C	680 mW	680 mW	273 mW
J	680 mW	11.0 mW/°C	88°C	680 mW	680 mW	273 mW
JG	680 mW	8.4 mW/°C	69°C	672 mW	546 mW	210 mW
N	680 mW	9.2 mW/°C	76°C	680 mW	597 mW	N/A
Р	680 mW	8.0 mW/°C	65°C	640 mW	520 mW	N/A
PW (8 pin)	525 mW	4.2 mW/°C	70°C	525 mW	N/A	N/A
PW (14 pin)	700 mW	5.6 mW/°C	70°C	700 mW	N/A	N/A
W	680 mW	8.0 mW/°C	65°C	640 mW	520 mW	200 mW



electrical characteristics, $V_{CC\pm}$ = ±15 V (unless otherwise noted)

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	UNI	TL071I TL072I TL074I			ГL071В(ГL072В(ГL074В(7	С	TL071A0 TL072A0 TL074A0] 1		TL071C TL072C TL074C	·	T _A ‡	NDITIONS†	TEST CON	ARAMETER	P
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MAX	TYP	MIN	MAX	TYP	MIN	MAX	TYP	MIN	MAX	TYP	MIN					
$ \frac{\text{Full range}}{\text{coefficient of input offset current}} V_{O} = 0, R_{S} = 50 \Omega $ Full range $ \frac{13}{18} \frac{7.5}{18} \frac{5}{18} $ Temperature coefficient of input offset voltage $ \frac{18}{18} \frac{18}{1$	6 mV	3			2			3			3			$R_S = 50 \Omega$	V _O = 0,	Input offset voltage	ViO
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	8			5			7.5			13			Full range		,		10
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	μV/°(18			18			18			18		Full range	R _S = 50 Ω	V _O = 0,	coefficient of input	ανιο
	100 pA	5			5			5			5		25°C		Vo = 0	Input offset current	lio
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 nA														VO = 0	Input onset current	10
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	200 pA	65			65			65			65				VO = 0	Input bias current§	liB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	20 nA			7			7	-		7			Full range				
V _{OM} output voltage $R_L \ge 10 \text{ k}\Omega$ Full range ± 12 ± 12 ± 12	V	to	±11		to	±11		to	±11		to	±11	25°C				VICR
V_{OM} output voltage $R_L \ge 10 \text{ k}\Omega$ E_{UII} range ± 12 ± 12 ± 12 ± 12		±13.5	±12		±13.5	±12		±13.5	±12		±13.5	±12	25°C		R _L = 10 kΩ	Maximum peak	
swing Pull lange Han	V		±12			±12			±12			±12	Full rongs		$R_L \ge 10 \text{ k}\Omega$		VOM
TIO TIO TIO			±10			±10			±10			±10	Full range		$R_L \ge 2 k\Omega$	swing	
	V/m\	200	50		200	50		200	50		200	25	25°C	Pr > 2 kO	\/a - ±10.\/		Δ. σ
AVD differential voltage amplification $V_0 = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$ Full range 15 25 25	V/III		25			25			25			15	Full range	L	$VO = \pm 10 \text{ V},$		AVD
bandwidth	MHz	3			3			3			3		25°C				B ₁
r _i Input resistance 25°C 10 ¹² 10 ¹² 10 ¹² 10 ¹²	Ω	10 ¹²			10 ¹²			1012			1012		25°C			Input resistance	rį
CMRR Common-mode rejection ratio $V_{IC} = V_{ICR}min$, $V_{O} = 0$, $R_{S} = 50 \Omega$ 25°C 70 100 75 100 75 100	dB	100	75		100	75		100	75		100	70	25°C				CMRR
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	dB	100	80		100	80		100	80		100	70	25°C			rejection ratio	kSVR
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	2.5 mA	1.4		2.5	1.4		2.5	1.4		2.5	1.4		25°C	No load	V _O = 0,	117	ICC
VO1/VO2 Crosstalk attenuation AVD = 100 25°C 120 120 120 120	dB	120			120			120			120		25°C		A _{VD} = 100		V _{O1} /V _{O2}

[†] All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

‡ Full range is T_A = 0°C to 70°C for TL07_C, TL07_AC, TL07_BC and is T_A = -40°C to 85°C for TL07_I.

§ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

electrical characteristics, $V_{\mbox{CC}\pm}$ = ± 15 V (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS†		1	TL071M TL072M			TL074M		UNIT
						TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 0,	$R_S = 50 \Omega$	25°C		3	6		3	9	mV
VIO	input onset voltage	VO = 0,	NS = 50 22	Full range			9			15	1117
αγιο	Temperature coefficient of input offset voltage	V _O = 0,	$R_S = 50 \Omega$	Full range		18			18		μV/°C
li o	Innuit officet ourrent	V _O = 0		25°C		5	100		5	100	pА
110	Input offset current	VO = 0		Full range			20			20	nA
lin	Input bias current‡	V _O = 0	V 0			65	200		65	200	pА
IB	input bias current+	ΛΩ = 0					50			50	nA
	Common-mode input					-12			-12		
VICR	voltage range			25°C	±11	to		±11	to		V
		D 4010		25°C		15			15		
l.,	Maximum peak output		$R_L = 10 \text{ k}\Omega$		±12	±13.5			±13.5		
VOM	voltage swing	R _L ≥ 10 kΩ		Full range	±12			±12			V
		$R_L \ge 2 k\Omega$			±10			±10			
AVD	Large-signal differential	$V_0 = \pm 10 \text{ V},$	$R_1 \ge 2 k\Omega$	25°C	35	200		35	200		V/mV
	voltage amplification				15			15			·
B ₁	Unity-gain bandwidth	$T_A = 25^{\circ}C$				3			3		MHz
rį	Input resistance	$T_A = 25^{\circ}C$				1012			1012		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ $V_{O} = 0$,		25°C	80	86		80	86		dB
ksvr	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 9 V$ $V_{O} = 0$,	to ± 15 V, R _S = 50Ω	25°C	80	86		80	86		dB
ICC	Supply current (each amplifier)	V _O = 0,	No load	25°C		1.4	2.5		1.4	2.5	mA
V _{O1} /V _{O2}	Crosstalk attenuation	$A_{VD} = 100$		25°C		120			120		dB

[†] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.



[‡] All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range is $T_A = -55^{\circ}C$ to 125°C.

operating characteristics, $V_{CC\pm}\,{=}\,\pm15$ V, $T_A\,{=}\,25^{\circ}C$

	PARAMETER	TEST CO	TEST CONDITIONS		ΓL07xM		ALL	OTHER	S	UNIT
	PARAMETER	1231 00	MUITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	V _I = 10 V, C _L = 100 pF,	$R_L = 2 k\Omega$, See Figure 1	5	13		8	13		V/μs
	Rise time overshoot	$V_{I} = 20 \text{ mV},$	$R_L = 2 k\Omega$,		0.1			0.1		μs
τr	factor	C _L = 100 pF,	See Figure 1		20%			20%		
V	Equivalent input noise	Rs = 20 Ω	f = 1 kHz		18			18		nV/√ Hz
Vn	voltage	KS = 20 12	f = 10 Hz to 10 kHz		4			4		μV
In	Equivalent input noise current	$R_S = 20 \Omega$,	f = 1 kHz		0.01			0.01		pA/√ Hz
THD	Total harmonic distortion	V_{l} rms = 6 V, $R_{L} \ge 2 k\Omega$, f = 1 kHz	$A_{VD} = 1,$ $R_S \le 1 \text{ k}\Omega,$		0.003%		(0.003%		

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Input Offset Voltage Null Circuit

TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
I _{IB}	Input bias current	vs Free-air temperature	4
Vом	Maximum output voltage	vs Frequency vs Free-air temperature vs Load resistance vs Supply voltage	5, 6, 7 8 9 10
AVD	Large-signal differential voltage amplification	vs Free-air temperature vs Frequency	11 12
	Phase shift	vs Frequency	12
	Normalized unity-gain bandwidth	vs Free-air temperature	13
	Normalized phase shift	vs Free-air temperature	13
CMRR	Common-mode rejection ratio	vs Free-air temperature	14
Icc	Supply current	vs Supply voltage vs Free-air temperature	15 16
PD	Total power dissipation	vs Free-air temperature	17
	Normalized slew rate	vs Free-air temperature	18
٧n	Equivalent input noise voltage	vs Frequency	19
THD	Total harmonic distortion	vs Frequency	20
	Large-signal pulse response	vs Time	21
٧o	Output voltage	vs Elapsed time	22



SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

TYPICAL CHARACTERISTICS†







Figure 5

MAXIMUM PEAK OUTPUT VOLTAGE ٧S **FREQUENCY** ±15 $R_L = 2 k\Omega$ V_{OM} - Maximum Peak Output Voltage - V $T_A = 25^{\circ}C$ $V_{CC\pm} = \pm 15 \text{ V}$ ±12.5 See Figure 2 ± 10 $V_{CC\pm} = \pm 10 \text{ V}$ ± 7.5 $\pm \mathbf{5}$ $V_{CC\pm} = \pm 5 V$ ±2.5 0 100 1 k 10 k 100 k 10 M f - Frequency - Hz


Figure 6




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS[†]






MAXIMUM PEAK OUTPUT VOLTAGE



LARGE-SIGNAL **DIFFERENTIAL VOLTAGE AMPLIFICATION**

Figure 9



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

TYPICAL CHARACTERISTICS[†]

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 12

NORMALIZED UNITY-GAIN BANDWIDTH AND PHASE SHIFT




Figure 13

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]

COMMON-MODE REJECTION RATIO FREE-AIR TEMPERATURE 89 $V_{CC\pm} = \pm 15 V$ CMRR - Common-Mode Rejection Ratio - dB $R_L = 10 \text{ k}\Omega$ 88 87 86 85 84 83 -25 50 75 -75 -50 25 100 125 T_A - Free-Air Temperature - °C

Figure 14




Figure 16




Figure 15




Figure 17

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

NORMALIZED SLEW RATE FREE-AIR TEMPERATURE 1.15 $V_{CC\pm} = \pm 15 V$ $R_L = 2 k\Omega$ 1.10 $C_{L} = 100 \text{ pF}$ Normalized Slew Rate − V/µ s 1.05 1 0.95 0.90 0.85 _75 -25 50 75 125 -50 25 100

Figure 18

T_A - Free-Air Temperature - °C




Figure 20

EQUIVALENT INPUT NOISE VOLTAGE




Figure 19

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 21

SLOS080D - SEPTEMBER 1978 - REVISED AUGUST 1996

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE ELAPSED TIME 28 24 Overshoot V_O - Output Voltage - mV 20 90% 16 12 8 4 10% $V_{CC\pm} = \pm 15 V$ $R_L = 2 k\Omega$ 0 T_A = 25°C 0 0.2 0.3 0.4 0.5 0.6 $\textbf{t-Elapsed Time} - \mu \textbf{s}$

Figure 22





MC1496, B

Balanced Modulators/ Demodulators

These devices were designed for use where the output voltage is a product of an input voltage (signal) and a switching function (carrier). Typical applications include suppressed carrier and amplitude modulation, synchronous detection, FM detection, phase detection, and chopper applications. See Motorola Application Note AN531 for additional design information.

- Excellent Carrier Suppression –65 dB typ @ 0.5 MHz
 -50 dB typ @ 10 MHz
- Adjustable Gain and Signal Handling
- Balanced Inputs and Outputs
- High Common Mode Rejection -85 dB typical

This device contains 8 active transistors.




Figure 1. Suppressed
Carrier Output
Waveform




Figure 2. Suppressed Carrier Spectrum






Figure 3. Amplitude Modulation Output Waveform

BALANCED MODULATORS/DEMODULATORS

SEMICONDUCTOR TECHNICAL DATA






ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC1496D	T. 000 to 17000	SO-14
MC1496P	$T_A = 0$ °C to +70°C	Plastic DIP
MC1496BP	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	Plastic DIP

Figure 4. Amplitude-Modulation Spectrum



MC1496, B

MAXIMUM RATINGS ($T_A = 25^{\circ}C$, unless otherwise noted.)

Rating	Symbol	Value	Unit
Applied Voltage (V6 – V8, V10 – V1, V12 – V8, V12 – V10, V8 – V4, V8 – V1, V10 – V4, V6 – V10, V2 – V5, V3 – V5)	ΔV	30	Vdc
Differential Input Signal	V8 – V10 V4 – V1	+5.0 ±(5+I5R _e)	Vdc
Maximum Bias Current	l ₅	10	mA
Thermal Resistance, Junction-to-Air Plastic Dual In-Line Package	$R_{\theta JA}$	100	°C/W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

NOTE: ESD data available upon request.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 12 \text{ Vdc}$, $V_{EE} = -8.0 \text{ Vdc}$, $I_{D} = 1.0 \text{ mAdc}$, $I_{C} = 3.9 \text{ k}\Omega$, $I_{C} = 1.0 \text{ k}\Omega$, I_{C}

Characteristic	Fig.	Note	Symbol	Min	Тур	Max	Unit
$\begin{tabular}{lll} Carrier Feedthrough & & & & & & & & & \\ V_C = 60 \text{ mVrms sine wave and} & & & f_C = 1.0 \text{ kHz} \\ offset adjusted to zero & & f_C = 10 \text{ MHz} \\ V_C = 300 \text{ mVpp square wave:} & & & & \\ offset adjusted to zero & & f_C = 1.0 \text{ kHz} \\ offset not adjusted & & f_C = 1.0 \text{ kHz} \\ \hline \end{tabular}$	5	1	VCFT	- - -	40 140 0.04 20	- - 0.4 200	μVrms mVrms
Carrier Suppression $f_S = 10 \text{ kHz}, 300 \text{ mVrms}$ $f_C = 500 \text{ kHz}, 60 \text{ mVrms}$ sine wave $f_C = 10 \text{ MHz}, 60 \text{ mVrms}$ sine wave	5	2	Vcs	40 -	65 50	_ _	dB k
Transadmittance Bandwidth (Magnitude) (R _L = 50Ω) Carrier Input Port, V _C = 60 mVrms sine wave $f_S = 1.0 \text{ kHz}$, 300 mVrms sine wave Signal Input Port, V _S = 300 mVrms sine wave $ V_C = 0.5 \text{ Vdc}$	8	8	BW _{3dB}	-	300 80	-	MHz
Signal Gain ($V_S = 100 \text{ mVrms}$, $f = 1.0 \text{ kHz}$; $ V_C = 0.5 \text{ Vdc}$)	10	3	Avs	2.5	3.5	-	V/V
Single–Ended Input Impedance, Signal Port, f = 5.0 MHz Parallel Input Resistance Parallel Input Capacitance	6	-	r _{ip} c _{ip}	_ _	200 2.0	- -	kΩ pF
Single–Ended Output Impedance, f = 10 MHz Parallel Output Resistance Parallel Output Capacitance	6	-	r _{op} c _{oo}	- -	40 5.0	- -	kΩ pF
Input Bias Current $I_{bS} = \frac{I1 + I4}{2}; I_{bC} = \frac{I8 + I10}{2}$	7	_	l _{bS}	- -	12 12	30 30	μΑ
Input Offset Current I _{ioS} = I1-I4; I _{ioC} = I8-I10	7	-	I _{ioS} _{ioC}	- -	0.7 0.7	7.0 7.0	μА
Average Temperature Coefficient of Input Offset Current (T _A = -55°C to +125°C)	7	-	TC _{lio}	-	2.0	-	nA/°C
Output Offset Current (I6–I9)	7	_	l _{oo}	-	14	80	μΑ
Average Temperature Coefficient of Output Offset Current (TA = -55°C to +125°C)	7	-	TC _{loo}	-	90	-	nA/°C
Common–Mode Input Swing, Signal Port, f _S = 1.0 kHz	9	4	CMV	_	5.0	_	Vpp
Common–Mode Gain, Signal Port, f _S = 1.0 kHz, V _C = 0.5 Vdc	9	_	ACM	_	-85	-	dB
Common–Mode Quiescent Output Voltage (Pin 6 or Pin 9)	10	_	V _{out}	_	8.0	-	Vpp
Differential Output Voltage Swing Capability	10	_	V _{out}	_	8.0	-	Vpp
Power Supply Current I6 +I12 I14	7	6	ICC IEE	_ _	2.0 3.0	4.0 5.0	mAdc
DC Power Dissipation	7	5	PD	_	33	_	mW

GENERAL OPERATING INFORMATION

Carrier Feedthrough

Carrier feedthrough is defined as the output voltage at carrier frequency with only the carrier applied (signal voltage = 0).

Carrier null is achieved by balancing the currents in the differential amplifier by means of a bias trim potentiometer (R1 of Figure 5).

Carrier Suppression

Carrier suppression is defined as the ratio of each sideband output to carrier output for the carrier and signal voltage levels specified.

Carrier suppression is very dependent on carrier input level, as shown in Figure 22. A low value of the carrier does not fully switch the upper switching devices, and results in lower signal gain, hence lower carrier suppression. A higher than optimum carrier level results in unnecessary device and circuit carrier feedthrough, which again degenerates the suppression figure. The MC1496 has been characterized with a 60 mVrms sinewave carrier input signal. This level provides optimum carrier suppression at carrier frequencies in the vicinity of 500 kHz, and is generally recommended for balanced modulator applications.

Carrier feedthrough is independent of signal level, Vs. Thus carrier suppression can be maximized by operating with large signal levels. However, a linear operating mode must be maintained in the signal–input transistor pair – or harmonics of the modulating signal will be generated and appear in the device output as spurious sidebands of the suppressed carrier. This requirement places an upper limit on input–signal amplitude (see Figure 20). Note also that an optimum carrier level is recommended in Figure 22 for good carrier suppression and minimum spurious sideband generation.

At higher frequencies circuit layout is very important in order to minimize carrier feedthrough. Shielding may be necessary in order to prevent capacitive coupling between the carrier input leads and the output leads.

Signal Gain and Maximum Input Level

Signal gain (single-ended) at low frequencies is defined as the voltage gain,

$$A_{VS} = \frac{V_0}{V_S} = \frac{R_L}{R_e + 2r_e}$$
 where $r_e = \frac{26 \text{ mV}}{15(\text{mA})}$

A constant dc potential is applied to the carrier input terminals to fully switch two of the upper transistors "on" and two transistors "off" ($V_C = 0.5 \text{ Vdc}$). This in effect forms a cascode differential amplifier.

Linear operation requires that the signal input be below a critical value determined by R_E and the bias current I5.

Note that in the test circuit of Figure 10, V_S corresponds to a maximum value of 1.0 V peak.

Common Mode Swing

The common-mode swing is the voltage which may be applied to both bases of the signal differential amplifier, without saturating the current sources or without saturating the differential amplifier itself by swinging it into the upper

switching devices. This swing is variable depending on the particular circuit and biasing conditions chosen.

Power Dissipation

Power dissipation, P_D, within the integrated circuit package should be calculated as the summation of the voltage–current products at each port, i.e. assuming V12 = V6, I5 = I6 = I12 and ignoring base current, P_D = 2 I5 (V6 – V14) + I5) V5 – V14 where subscripts refer to pin numbers.

Design Equations

The following is a partial list of design equations needed to operate the circuit with other supply voltages and input conditions.

A. Operating Current

The internal bias currents are set by the conditions at Pin 5. Assume:

$$15 = 16 = 112$$
,
 $1B < < 1C$ for all transistors

then

$$R5 = \frac{V - -\varphi}{I5} - 500~\Omega \label{eq:pin5} \begin{array}{ll} \text{where: R5 is the resistor between} \\ \text{Pin 5 and ground} \\ \varphi = 0.75 \text{ at T}_A = +25^{\circ}\text{C} \end{array}$$

The MC1496 has been characterized for the condition $I_5 = 1.0$ mA and is the generally recommended value.

B. Common-Mode Quiescent Output Voltage

$$V6 = V12 = V + - I5 R_{L}$$

Biasing

The MC1496 requires three dc bias voltage levels which must be set externally. Guidelines for setting up these three levels include maintaining at least 2.0 V collector—base bias on all transistors while not exceeding the voltages given in the absolute maximum rating table;

$$30 \text{ Vdc} \ge [(V6, V12) - (V8, V10)] \ge 2 \text{ Vdc}$$

 $30 \text{ Vdc} \ge [(V8, V10) - (V1, V4)] \ge 2.7 \text{ Vdc}$
 $30 \text{ Vdc} \ge [(V1, V4) - (V5)] \ge 2.7 \text{ Vdc}$

The foregoing conditions are based on the following approximations:

Bias currents flowing into Pins 1, 4, 8 and 10 are transistor base currents and can normally be neglected if external bias dividers are designed to carry 1.0 mA or more.

Transadmittance Bandwidth

Carrier transadmittance bandwidth is the 3.0 dB bandwidth of the device forward transadmittance as defined by:

$$\gamma_{21C} = \frac{i_0 \text{ (each sideband)}}{v_s \text{ (signal)}} \quad V_0 = 0$$

Signal transadmittance bandwidth is the 3.0 dB bandwidth of the device forward transadmittance as defined by:

$$\gamma_{21S} = \frac{i_0 \text{ (signal)}}{v_S \text{ (signal)}}$$
 $V_C = 0.5 \text{ Vdc}, V_0 = 0$

Coupling and Bypass Capacitors

Capacitors C1 and C2 (Figure 5) should be selected for a reactance of less than 5.0Ω at the carrier frequency.

Output Signal


The output signal is taken from Pins 6 and 12 either balanced or single-ended. Figure 11 shows the output levels of each of the two output sidebands resulting from variations in both the carrier and modulating signal inputs with a single-ended output connection.

Negative Supply

VEE should be dc only. The insertion of an RF choke in series with VEE can enhance the stability of the internal current sources.

Signal Port Stability

Under certain values of driving source impedance, oscillation may occur. In this event, an RC suppression network should be connected directly to each input using short leads. This will reduce the Q of the source—tuned circuits that cause the oscillation.



An alternate method for low–frequency applications is to insert a 1.0 $k\Omega$ resistor in series with the input (Pins 1, 4). In this case input current drift may cause serious degradation of carrier suppression.

TEST CIRCUITS

Figure 5. Carrier Rejection and Suppression





Figure 6. Input-Output Impedance



NOTE: Shielding of input and output leads may be needed to properly perform these tests.

Figure 7. Bias and Offset Currents




Figure 8. Transconductance Bandwidth




Figure 9. Common Mode Gain





Figure 10. Signal Gain and Output Swing



TYPICAL CHARACTERISTICS

Typical characteristics were obtained with circuit shown in Figure 5, f_C = 500 kHz (sine wave), V_C = 60 mVrms, f_S = 1.0 kHz, V_S = 300 mVrms, T_A = 25°C, unless otherwise noted.

Figure 11. Sideband Output versus Vo, OUTPUT AMPLITUDE OF EACH SIDEBAND (Vrms) Carrier Levels 2.0 1.6 Signal Input = 600 mV 1.2 400 mV 8.0 300 mV 200 mV 0.4 100 mV 0 50 100 150 200 V_C, CARRIER LEVEL (mVrms)

Figure 12. Signal–Port Parallel–Equivalent Input Resistance versus Frequency




Figure 13. Signal-Port Parallel-Equivalent Input Capacitance versus Frequency





Figure 14. Single–Ended Output Impedance versus Frequency



MC1496, B

TYPICAL CHARACTERISTICS (continued)

Typical characteristics were obtained with circuit shown in Figure 5, $f_C = 500$ kHz (sine wave), $V_C = 60$ mVrms, $f_S = 1.0$ kHz, $V_S = 300$ mVrms, $T_A = 25^{\circ}$ C, unless otherwise noted.

Figure 15. Sideband and Signal Port Transadmittances versus Frequency




Figure 16. Carrier Suppression versus Temperature




Figure 17. Signal-Port Frequency Response




Figure 18. Carrier Suppression versus Frequency




Figure 19. Carrier Feedthrough versus Frequency




Figure 20. Sideband Harmonic Suppression versus Input Signal Level




Figure 21. Suppression of Carrier Harmonic Sidebands versus Carrier Frequency





Figure 22. Carrier Suppression versus
Carrier Input Level



OPERATIONS INFORMATION

The MC1496, a monolithic balanced modulator circuit, is shown in Figure 23.

This circuit consists of an upper quad differential amplifier driven by a standard differential amplifier with dual current sources. The output collectors are cross-coupled so that full-wave balanced multiplication of the two input voltages occurs. That is, the output signal is a constant times the product of the two input signals.

Mathematical analysis of linear ac signal multiplication indicates that the output spectrum will consist of only the sum and difference of the two input frequencies. Thus, the device may be used as a balanced modulator, doubly balanced mixer, product detector, frequency doubler, and other applications requiring these particular output signal characteristics.

The lower differential amplifier has its emitters connected to the package pins so that an external emitter resistance may be used. Also, external load resistors are employed at the device output.

Signal Levels

The upper quad differential amplifier may be operated either in a linear or a saturated mode. The lower differential amplifier is operated in a linear mode for most applications.

For low-level operation at both input ports, the output signal will contain sum and difference frequency components

and have an amplitude which is a function of the product of the input signal amplitudes.


For high–level operation at the carrier input port and linear operation at the modulating signal port, the output signal will contain sum and difference frequency components of the modulating signal frequency and the fundamental and odd harmonics of the carrier frequency. The output amplitude will be a constant times the modulating signal amplitude. Any amplitude variations in the carrier signal will not appear in the output.


The linear signal handling capabilities of a differential amplifier are well defined. With no emitter degeneration, the maximum input voltage for linear operation is approximately 25 mV peak. Since the upper differential amplifier has its emitters internally connected, this voltage applies to the carrier input port for all conditions.

Since the lower differential amplifier has provisions for an external emitter resistance, its linear signal handling range may be adjusted by the user. The maximum input voltage for linear operation may be approximated from the following expression:

$$V = (15) (R_F) \text{ volts peak.}$$

This expression may be used to compute the minimum value of RE for a given input voltage amplitude.





-8.0 Vdc

VEE

Carrier Null

Figure 24. Typical Modulator Circuit

Figure 25. Voltage Gain and Output Frequencies

Carrier Input Signal (V _C)	Approximate Voltage Gain	Output Signal Frequency(s)
Low-level dc	$\frac{R_L V_C}{2(R_E + 2r_e) \left(\frac{KT}{q}\right)}$	fM
High-level dc	$\frac{R_{L}}{R_{E} + 2r_{e}}$	fM
Low-level ac	$\frac{R_{L} V_{C}^{(rms)}}{2\sqrt{2} \left(\frac{KT}{q}\right) (R_{E} + 2r_{e})}$	$f_C \pm f_M$
High-level ac	$\frac{0.637 \text{ R}_{L}}{\text{R}_{E} + 2\text{r}_{e}}$	$f_C \pm f_M$, $3f_C \pm f_M$, $5f_C \pm f_M$,

 $\textbf{NOTES:} \ \ \textbf{1.} \ Low-level \ Modulating \ Signal, \ V_M, \ assumed \ in \ all \ cases. \ V_C \ is \ Carrier \ Input \ Voltage.$

- When the output signal contains multiple frequencies, the gain expression given is for the output amplitude of each of the two desired outputs, f_C + f_M and f_C - f_M.
- All gain expressions are for a single-ended output. For a differential output connection, multiply each
 expression by two.
- 4. R_L = Load resistance.
- 5. R_E = Emitter resistance between Pins 2 and 3.
- 6. r_e = Transistor dynamic emitter resistance, at 25°C;

$$re \approx \frac{26 \text{ mV}}{I_5 \text{ (mA)}}$$

7. K = Boltzmann's Constant, T = temperature in degrees Kelvin, q = the charge on an electron.

$$\frac{KT}{q} \approx 26 \text{ mV}$$
 at room temperature

The gain from the modulating signal input port to the output is the MC1496 gain parameter which is most often of interest to the designer. This gain has significance only when the lower differential amplifier is operated in a linear mode, but this includes most applications of the device.

As previously mentioned, the upper quad differential amplifier may be operated either in a linear or a saturated mode. Approximate gain expressions have been developed for the MC1496 for a low–level modulating signal input and the following carrier input conditions:

- 1) Low-level dc
- 2) High-level dc
- 3) Low-level ac
- 4) High-level ac

These gains are summarized in Figure 25, along with the frequency components contained in the output signal.

APPLICATIONS INFORMATION

Double sideband suppressed carrier modulation is the basic application of the MC1496. The suggested circuit for this application is shown on the front page of this data sheet.

In some applications, it may be necessary to operate the MC1496 with a single dc supply voltage instead of dual supplies. Figure 26 shows a balanced modulator designed for operation with a single 12 Vdc supply. Performance of this circuit is similar to that of the dual supply modulator.

AM Modulator

The circuit shown in Figure 27 may be used as an amplitude modulator with a minor modification.

All that is required to shift from suppressed carrier to AM operation is to adjust the carrier null potentiometer for the proper amount of carrier insertion in the output signal.

However, the suppressed carrier null circuitry as shown in Figure 27 does not have sufficient adjustment range. Therefore, the modulator may be modified for AM operation by changing two resistor values in the null circuit as shown in Figure 28.

Product Detector

The MC1496 makes an excellent SSB product detector (see Figure 29).

This product detector has a sensitivity of 3.0 microvolts and a dynamic range of 90 dB when operating at an intermediate frequency of 9.0 MHz.

The detector is broadband for the entire high frequency range. For operation at very low intermediate frequencies down to 50 kHz the 0.1 μ F capacitors on Pins 8 and 10 should be increased to 1.0 μ F. Also, the output filter at Pin 12 can be tailored to a specific intermediate frequency and audio amplifier input impedance.

As in all applications of the MC1496, the emitter resistance between Pins 2 and 3 may be increased or decreased to adjust circuit gain, sensitivity, and dynamic range.

This circuit may also be used as an AM detector by introducing carrier signal at the carrier input and an AM signal at the SSB input.

The carrier signal may be derived from the intermediate frequency signal or generated locally. The carrier signal may be introduced with or without modulation, provided its level is sufficiently high to saturate the upper quad differential

amplifier. If the carrier signal is modulated, a 300 mVrms input level is recommended.

Doubly Balanced Mixer

The MC1496 may be used as a doubly balanced mixer with either broadband or tuned narrow band input and output networks.

The local oscillator signal is introduced at the carrier input port with a recommended amplitude of 100 mVrms.

Figure 30 shows a mixer with a broadband input and a tuned output.

Frequency Doubler

The MC1496 will operate as a frequency doubler by introducing the same frequency at both input ports.

Figures 31 and 32 show a broadband frequency doubler and a tuned output very high frequency (VHF) doubler, respectively.

Phase Detection and FM Detection

The MC1496 will function as a phase detector. High–level input signals are introduced at both inputs. When both inputs are at the same frequency the MC1496 will deliver an output which is a function of the phase difference between the two input signals.

An FM detector may be constructed by using the phase detector principle. A tuned circuit is added at one of the inputs to cause the two input signals to vary in phase as a function of frequency. The MC1496 will then provide an output which is a function of the input signal frequency.

TYPICAL APPLICATIONS

Figure 26. Balanced Modulator (12 Vdc Single Supply)




Figure 27. Balanced Modulator-Demodulator




Figure 28. AM Modulator Circuit

Figure 29. Product Detector (12 Vdc Single Supply)




Figure 30. Doubly Balanced Mixer (Broadband Inputs, 9.0 MHz Tuned Output)

Figure 31. Low-Frequency Doubler




Figure 32. 150 to 300 MHz Doubler

