

Bitvis VHDL Conventions – Quick Reference

General

- Use English for all code, names and comments
- Never use reserved words (VHDL, Verilog) as names
- Write names that are meaningful to anyone
- Separate words with underscore.
(But no underscore where English may use hyphen)
- Single char pre/post underscore are not allowed other than for reserved prefixes or suffixes (or if dictated by ext. IP)
- Make lots of good comments (Why, not detailed what)
- Use positive logic only (i.e. not cs_n)
- Use positive naming when feasible (enable rather than disable)

Lowercase / Uppercase

- Lowercase to be used for all code apart from:
- Uppercase for constants defined in Entities and Packages
 - Uppercase for Generic Constants
 - Uppercase for enumerated literals

Code Layout

- Use sectioning and space to increase readability
- Use indent of 2 and a line length of 130
- Indent wrapped lines by 4 – or align on common elements.
- Use a tabular layout, aligning groups of statements

Package naming

| | |
|---------------------------|---|
| Module or entity specific | <i>uart_pkg, uart_pif_pkg</i> |
| General packages | <i>verif_methods_pkg</i> |
| VIP variants | <i>uart_bfm_pkg uart_executor_pkg</i> |

Configuration naming

| | |
|--------------------------|--------------------------------------|
| Module configuration | <i>uart_cfg, uart_cfg_altera</i> |
| Testbench configurations | <i>uart_tb_cfg</i> |

Entity & Instance naming

| | |
|---|--|
| Module entity: Stand-alone function | <i>uart</i> |
| Submodule entity: Either functional name or suffix on module-name | a) <i>baudrate_ctrl</i> b) <i>uart_rx</i> |
| Instance: Prefix by i[#]_ as default, but use functional name if more informative | a) <i>i_uart, i3_fifo</i> b) <i>i_cmd_queue</i> |
| Testbenches: a) TB for uart b) TB for uart_rx c) TB for testing RX in uart | a) <i>uart_tb,</i> b) <i>uart_rx_tb</i> c) <i>uart_tb_rx</i> |
| VIP variants | a) <i>uart_vvc</i> |

Architecture naming

| | |
|--|--|
| Functional / RTL (and hierarch w/ RTL) | <i>rtl</i> |
| Behavioural | <i>behave</i> |
| Testbench architecture (simple) | <i>e.g. func, corner, tx rx_test</i> |
| Testbench architecture (using harness) (When splitting into test-bench, -harness and -cases) | <i>tb_<name></i> <i>th_<name></i> <i>tc_<name></i> |
| Special purpose (e.g. netlist, low power, device specific) | Use any meaningful name |



File Naming

| | |
|--|---|
| Default: <most primary unit in file>.vhd | <i>uart.vhd uart_tb.vhd</i> |
| Additional arch. (no entity) | <i>uart_behave.vhd</i> |
| Packages | <i>uart_pkg.vhd verif_methods_pkg.vhd</i> |

Library naming

| | |
|---------------------------|--|
| Company dedicated library | <i>bitvis_irqc bitvis_vip_axi</i> |
| Project dedicated library | <i><company_name>_<project-name>[_<module-name>]</i> |

Type range restrictions

| | |
|-------------------|---|
| Vector (any kind) | <i>N downto M, (M=0 or justify other)</i> |
| Number (any kind) | <i>Must define range</i> |

Type usage restrictions

| | |
|-------------------------------------|--|
| <i>std_logic_vector</i> | <i>Never use if object is always representing a number</i> |
| <i>unsigned</i> | <i>Use for ALL objects representing an unsigned number (unless natural is better)</i> |
| <i>signed</i> | <i>Use for ALL objects representing a signed number (unless integer is better)</i> |
| <i>integer (+natural, positive)</i> | <i>Typically use for indexes and pointers ONLY use when really well understood. Always restrict range. Never use for primary I/O (for synthesis)</i> |
| <i>Enumerated, Boolean, Records</i> | <i>Use anywhere, but Never use for primary I/O (for synthesis)</i> |

Prefixes – for Signal, Var., Const., etc

| | |
|--|------------------------------------|
| signal | <name> (no prefix) |
| global signal (def. in pkg) | global_ <name> |
| variable (def. in process. NOT a register) | v_ <name> |
| variable (def. in process. Intended register) | vr_ <name> |
| variable (formal param. subroutine)) | <name> ?v_ <name>?? |
| variable (def. in subroutine) | v_ <name> |
| variable (def. in protected type) | priv_ <name> |
| shared variable (unprotected) | shared_ <name> |
| protected variable | protected_ <name> |
| constant (def. in package) | C_ <NAME> |
| constant (def. in entity) | C_ <NAME> |
| constant (formal param. subroutine) | <name> |
| constant (def. in subroutine) | C_ <NAME> |
| generic constant | GC_ <NAME> |
| enumeration literals | [TYPE_] <NAME> S_NAME (for FSM) |
| alias | <name> |

Register naming (see RegWiz for details)

| | |
|---|---|
| Address constants (locally) | C_ADDR_ <reg-name> E.g. C_ADDR_ERROR_FLAGS |
| Address constants (centrally/top-level) | C_ADDR_ <module-name>_ <reg-name> E.g. C_ADDR_UART1_ERROR_FLAGS |
| Register signal (normally inside record to/from core) | [[a] <access_type>_] <reg-name> a: if auxiliary (i.e. no flops in pif) E.g. rw_ier, awt_icr, ro_error_flags |

Prefixes – for other language elements

| | |
|-----------------------|--|
| process | p_ <name> |
| procedure | <name> |
| function | <name>(min 1 param) |
| type | a) default b) 1-D natural array c) multi-D natural array d) any other array |
| | a) t_ <name> b) t_ <name>_vector c) t_ <name>_array d) t_ <name>_ <name2> |
| generate | g_ <name> |
| loop label (optional) | l_ <name> |

Suffixes

| | |
|--|-----------|
| NOTES: Intended purely as extra info for signals/variables/const Multiple suffixes → in alphabetical order. (e.g. _i_n) | |
| internal version of entity output (when needed) | _i |
| active low (avoid) | _n |
| asynchronous | _a |
| synchronized | _s# |
| delayed (i.e. all in same clock domain) | _d# |
| pipeline stage | _p# |
| differential pair | _dp & _dn |

Fixed names (in functional alphabetical order)

| | |
|-------------|--|
| rw, ro, wo | access types (read/write, read only, write only) |
| ack | acknowledge |
| addr | address |
| c2p, p2c | core to pif, pif to core (inside a module) |
| clk | clock |
| cnt | count(er) |
| ctrl | control(ler) |
| dest | destination |
| din, dout | data in, data out |
| ena | enable |
| idx | index (normally counting from 0) |
| irq | interrupt |
| lsb, lsw | least significant bit/word |
| msb, msw | most significant bit/word |
| num | number (of), (do not use 'no') |
| pif | processor interface |
| ptr | pointer |
| rd, wr | read, write |
| rdy | ready |
| re, we | Read enable, Write enable |
| rst, arst | Reset (rst: synchronous, i.e. not immediate) (arst: asynchronous reset, i.e. immediate) |
| src | source |
| sync, async | synchronous, asynchronous |
| tb, tc, th | prefixes for test-bench/harness/case |
| tmp | temporary |

