Bitvis VHDL Conventions – Quick Reference

General

- Use English for all code, names and comments
- Never use reserved words (VHDL, Verilog) as names
- Write names that are meaningful to anyone
- Separate words with underscore.
 (But no underscore where English may use hyphen)
- Single char pre/post underscore are not allowed other than for reserved prefixes or suffixes (or if dictated by ext. IP)
- Make lots of good comments (Why, not detailed what)
- Use positive logic only (i.e. not cs_n)
- Use positive naming when feasible (enable rather than disable)

Lowercase / Uppercase

Lowercase to be used for all code apart from:

- Uppercase for constants defined in Entities and Packages
- Uppercase for Generic Constants
- Uppercase for enumerated literals

Code Layout

- Use sectioning and space to increase readability
- Use indent of 2 and a line length of 130
- Indent wrapped lines by 4 or align on common elements.
- Use a tabular layout, aligning groups of statements

Package naming

Module or entity specific	uart_pkg, uart_pif_pkg
General packages	verif_methods_pkg
VIP variants	uart_bfm_pkg uart_executor_pkg

Configuration naming

Module configuration

uart_cfg,
uart_cfg_altera

Testbench configurations

uart_tb_cfg

Entity & Instance naming

Module entity: Stand-alone function uart a) baudrate ctrl Submodule entity: Either functional name or suffix on module-name b) uart_rx a) i_uart, i3_fifo Instance: Prefix by i[#] as default, but use functional name if more informative b) i_cmd_queue Testbenches: a) TB for uart a) uart tb, b) uart rx tb b) TB for uart_rx c) TB for testing RX in uart c) uart_tb_rx VIP variants a) uart vvc

Architecture naming

Functional / RTL (and hierarch w/ RTL) rtl Behavioural behave e.g. func, corner, tx Testbench architecture (simple) rx test tb <name> Testbench architecture (using harness) th_<name> (When splitting into test-bench, -harness and -cases) tc_<name> Special purpose (e.g. netlist, low power, Use any meaningful device specific



File Naming

Default: <most primary unit in file>.vhd uart_tb.vhd

Additional arch. (no entity) uart_behave.vhd

Packages uart_pkg.vhd
verif methods pkq.vhd

Library naming

Company dedicated library bitvis_irqc bitvis_vip_axi

Type range restrictions

Vector (any kind) N downto M, (M=0 or justify other)

Number (any kind) Must define range

Type usage restrictions

Never use if object is always representing a std logic vector number Use for ALL objects representing an unsigned unsigned number (unless natural is better) Use for ALL objects representing a signed signed number (unless integer is better) Typically use for indexes and pointers integer ONLY use when really well understood. (+natural, Always restrict range. positive) Never use for primary I/O (for synthesis) Enumerated, Use anywhere, but Boolean, *Never use for primary I/O (for synthesis)* Records

Bitvis VHDL Conventions Quick Reference www.bitvis.no info@bitvis.no info@bitvis.no +47 66988759 Last update:2013-04-08 Copyright 2013

Prefixes - for Signal, Var.,	Const., etc
signal	<name> (no prefix)</name>
global signal (def. in pkg)	global_ <name></name>
variable (def. in process. NOT a register)	v_ <name></name>
variable (def. in process. Intended register)	vr_ <name></name>
variable (formal param. subroutine))	<name> ?v_<name>??</name></name>
variable (def. in subroutine)	v_ <name></name>
variable (def. in protected type)	priv_ <name></name>
shared variable (unprotected)	shared_ <name></name>
protected variable	protected_ <name></name>
constant (def. in package)	C_ <name></name>
constant (def. in entitiy)	C_ <name></name>
constant (formal param. subroutine)	<name></name>
constant (def. in subroutine)	C_ <name></name>
generic constant	GC_ <name></name>
enumeration literals	[TYPE_] <name> S_NAME (for FSM)</name>
alias	<name></name>

Register naming	(see RegWiz for details)
Address constants	C_ADDR_ <reg-name></reg-name>
(locally)	E.g. C_ADDR_ERROR_FLAGS

Register signal [[a]<access_type>_]<reg-name>
(normally inside a:if auxiliary (i.e. no flops in pif)
record to/from core) E.g. rw_ier, awt_icr, ro_error_flags

Prefixes – for other language elements		
process	p_ <name></name>	
procedure	<name></name>	
function	<name>(min 1 param)</name>	
type a) default b) 1-D natural array c) multi-D natural array d) any other array	a) t_ <name> b) t_<name>_vector c) t_<name>_array d) t_<name>_<name2></name2></name></name></name></name>	
generate	g_ <name></name>	
loop label (optional)	l_ <name></name>	

NOTES: Intended purely as extra info for signals/variables/const Multiple suffixes → in alphabetical order. (e.g. _i_n) internal version of entity output (when needed) active low (avoid) asynchronous _a synchronized _s# delayed (i.e. all in same clock domain) _p#

_dp & _dn

differential pair



Fixed names order)	(in functional alphabetical
rw, ro, wo	access types (read/write, read only, write only)
ack	acknowledge
addr	address
c2p, p2c	core to pif, pif to core (inside a module)
clk	clock
cnt	count(er)
ctrl	control(ler)
dest	destination
din, dout	data in, data out
ena	enable
idx	index (normally counting from 0)
irq	interrupt
lsb, lsw	least significant bit/word
msb, msw	most significant bit/word
num	number (of), (do not use 'no')
pif	processor interface
ptr	pointer
rd, wr	read, write
rdy	ready
re, we	Read enable, Write enable
rst, arst	Reset (rst: synchronous, i.e. not immediate) (arst: asynchronous reset, i.e. immediate)
src	source
sync, async	synchronous, asynchronous
tb, tc, th	prefixes for test-bench/harness/case
tmp	temporary

Bitvis VHDL Conventions Quick Reference www.bitvis.no info@bitvis.no +47 66988759 Last update:2013-04-08 Copyright 2013