Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Spring 2011 Y. N. Patt, Instructor Faruk Guvenilir, Milad Hashemi, Yuhao Zhu, TAs Exam 2 April 20, 2011

Name:
Problem 1 (30 points):
Problem 2 (20 points):
Problem 3 (25 points):
Problem 4 (25 points):
Total (100 points):
Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.
Note: Please be sure your name is recorded on each sheet of the exam.
Please sign the following. I have not given nor received any unauthorized help on this exam.
Signature:

GOOD LUCK!

Problem 1 (30 points)					
Part a (6 points): A prol done in sequence. Each p part is 60% parallelizable	art takes one hour on th	ne sequential machine			
With infinite computing r	esources this problem v	would take how long?			
This represents a maximu	m speed-up of what?				
With 4 processors, the spe	ed-up for this problem	would be what?			
ory. Two structures we h	we discussed in class a	actually use content a	ddressable memo	ry. For each case, id	entify t
ory. Two structures we h structure, and show all pa	ive discussed in class a rts of an entry. Circle th	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify the
ory. Two structures we h structure, and show all pa	rts of an entry. Circle the	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify tl
ory. Two structures we h structure, and show all pa Name of structure: An entry in this structure:	rts of an entry. Circle the	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify tl
ory. Two structures we h structure, and show all particular and show all particular and structure: An entry in this structure: Name of structure:	rts of an entry. Circle the	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify tl
Part b (6 points): We hat ory. Two structures we hastructure, and show all part name of structure: An entry in this structure: An entry in this structure:	rts of an entry. Circle the	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify tl
ory. Two structures we h structure, and show all particular and show all particular and structure: An entry in this structure: Name of structure:	rts of an entry. Circle the	nctually use content a he element in each en	ddressable memo	ry. For each case, id	entify tl
ory. Two structures we h structure, and show all parameters. Name of structure: An entry in this structure: Name of structure: An entry in this structure:	rts of an entry. Circle the	actually use content a	ddressable memo try that is used fo	ry. For each case, id r content addressing.	entify t
ory. Two structures we h structure, and show all parameters. Name of structure: An entry in this structure: Name of structure: An entry in this structure:	rts of an entry. Circle the	actually use content a	ddressable memo try that is used fo	ry. For each case, id r content addressing.	entify t
ory. Two structures we h structure, and show all particular and show all particular and structure: An entry in this structure: Name of structure:	rts of an entry. Circle the	actually use content a	ddressable memo try that is used fo	ry. For each case, id r content addressing.	entify t

Name:	
Problem 1 continued	
Part d (6 points): We detect an interrupt or an exception; when does it get handled? We noted in class that interrup are normally handled	ts
whereas exceptions are normally handled	
However, as is often the case in computer architecture, "normally" is not the same as "always".	
An example of an interrupt which is not handled at the time you stated above is	
An example of an exception which is not handled at the time you stated above is	
Part e (6 points): Two device controllers A and B are on BR level #3. Device controller A is closer to the PAU Suppose device controller A does not want the bus, but device controller B does. This is the highest priority by request so the PAU grants the bus with BG #3. Before device controller A sees the BG signal, its device wants the bus What does device controller A do when the BG signal arrives?	18
Is this a race condition (yes/no) Explain.	

Name:
Problem 2 (20 points)
Suppose IEEE decided to extend the Floating Point standard to include a 12 bit representation, keeping all the characteristics of the IEEE Standard intact. They assign bits to exponent and fraction such that the smallest representable positive number (i.e., smallest subnormal) is 1/1024 and the smallest normalized positive number is 1/16.
Part a: How many bits for exponent:
How many bits for fraction:
What is the value of n in "excess-n" code for exponents:
Part b: How do you represent "minus infinity":
Part c: How do you represent the largest normalized number:
What is its value:
Part d: Consider the value $139/128$ times 2^8 . If we change how many bits we allocate to exponent and fraction, and we insist that the exponent 0 is represented by 0111 , can we represent this value exactly. If yes , identify the number of fraction bits, the number of exponent bits, and show the representation of this value:
If no , explain why not, and represent the number according to the scheme of parts a,b,c above. If rounding is required, round to unbiased nearest.

Name:					
Problem 3 (25 points)					
A byte-addressable cache of fixed total size and fixed line size is implemented both as a k-way set associative cache and also as a fully associative cache. Assume perfect LRU replacement and line allocate on a write miss policies. For this problem, please show your work below.					
If the two imp hits/misses as sl		re prese	ented with the same sequence	of addresses for byte accesses	, they generate
	Address	R/W	k -way associative (Miss/Hit)	Fully associative (Miss/Hit)	
	011011100	W	Miss	Miss	
	011001100	R	Miss	Miss	
	111000111	R	Miss	Miss	
	011011000	R	Hit	Hit	
	010101100	R	Miss	Miss	
	001111111	R	Miss	Miss	
	011001111	R	Miss	Hit	
	111110010	R	Miss	Miss	
	110100111	R	Miss	Miss	
	111000011	R	Hit	Miss	
Part a: How many cache lines are there in the two cache implementations? Part b: The set associative cache is k-way, where k = 1-Way (Direct Mapped) 2-Way 3-Way 4-Way 5-Way 6-Way 7-Way 8-Way 9-Way					
(check the appropriate box).					
Part c: For the k-way cache, how many tag bits:					
Part d: Recall	in the preamble	e, that th	is cache does an allocate on wri	te miss. Complete the hit/miss t	ehavior table if

Part d: Recall in the preamble, that this cache does an allocate on write miss. Complete the hit/miss behavior table if
the cache did not allocate on a write miss.

Address	R/W	k -way associative (M/H)	Fully associative (M/H)
011011100	W		
011001100	R		
111000111	R		
011011000	R		
010101100	R		
001111111	R		
011001111	R		
111110010	R		
110100111	R		
111000011	R		

Name:	

Problem 4 (25 points)

Consider the following **two level** virtual memory system, similar to the VAX:

Virtual Address Space:512 BytesPhysical Memory Size:128 BytesUser Space Range:x000 to x0FFPage Size:8 BytesSystem Space Range:x100 to x1FFPTE Size:1 Byte

The machine is byte addressable. Assume the system does not include a TLB. The PTE format is as follows:

Part a: How many bits are allocated for the PFN in the PTE?



We wish to execute the instruction:

where ADDM takes the contents of the memory location specified by R0, adds to it the value in R1, and stores the result in the memory location specified by R2. That is,

$$M[R2] < --- M[R0] + R1$$

Before this instruction is executed, the following values are stored as shown:

R0: x0B9 R1: x12

UBR (User Space Page Table Base Register): x140

Memory:

x00	x70
x01	x71
x02	x8C
x03	x88
x04	x72
x05	x82
x06	x8F
x07	x73

x20	x85
x21	x74
x22	x75
x23	x81
x24	x8C
x25	x76
x26	x77
x27	x80

x40	x78
x41	x83
x42	x84
x43	x79
x44	x89
x45	x7A
x46	x7B
x47	x87

x60	x8D
x61	x8A
x62	x86
x63	x7C
x64	x7D
x65	x88
x66	x7E
x67	x7F

Problem 4 continued					
					, six subsequent memory accesses were required to process this ner uhappy events.
Your j	ob: Complet	e the table	pelow:		
	Access #	VA	PA	Data	Description
	1		x42		
	2				
	3				
	4				
	5				
	6		x64		
Note: "N/A" is a potential answer for entries in the VA column. Data is the data that is Read from or Written to memory. Use the Description column to describe what is being read/written (e.g. "PTE for page xx," "Operand data for ADDM").					
Part o	: What is the	e value of th	ne SBR (Sys	tem Space P	age Table Base Register)?
Answer:					
	d: What is the ction could g		m number o	f Page Fault	as ANY execution (excluding instruction fetch) of the ADDM
					Answer:

Name: