

Defaults

Done = 0
 err = 0
 enable = 1
 comp = 0
 write = 0
 wr = 0
 rd = 0
 cache_offset = q_addr[2:0]
 mem_offset = q_addr[2:0]
 memto_cache = 0
 cache_to_mem = 0
 next_state = IDLE
 fsm_stall = 1
 cache_hit = 0

