


LDO DESIGN



PASSTRANSISTOR DESIGN

- I put the pass transistor in a feedback loop with the ideal amplifier and sweep W until it operates in saturation when $V_{in} = 2V$
 - $V_{ref} = 1.2V$
 - $I_{Load} = 50mA$
 - $V_{out} = 1.8V$
 - $L = L_{min} = 0.5\mu m$
- I got $W = 1400 \times 20 \mu m$

v_{dsat}	0.187436
v_{th}	1.05642
i_d	0.050012
i_{bd}	-2.8019e-10
i_{bs}	-7.2801e-16
g_{bd}	1.40002e-09
g_{bs}	1.40548e-09
i_{sub}	8.63181e-16
$igidl$	0
$igisl$	0
igs	0
igd	0
igb	0
$igcs$	0
$igcd$	0
v_{bs}	-5.17979e-07
v_{gs}	1.26451
v_{ds}	0.199998



ERROR AMPLIFIER DESIGN

- I assume the requirement as follows:

$$A_v > 50 \text{ dB}$$

$$\text{GBW} > 30 \text{ MHz}$$


$$\text{ICMR} [0.8\text{v} - 1.6\text{v}]$$

$$\text{SR} = 20\text{v/usec}$$

$$C_l = 1\text{pf}$$


$$V_{dd} = 2\text{v}$$

$$\text{Power dissipation} < 1\text{mW}$$




ERROR AMPLIFIER DESIGN

- 1- $I_1=I_2=I_3/2=I_{bias}/2$, $I_4=I_5=1.5*I_3$ and $I_6-9=I_4-I_1$
- 2- From SR I got I_{bias}
- 3- From GBW I got $W/L)_{1,2}$
- 4- From ICMR- I got $W/L)_{3,4}$
- 5- From ICMR+ I got $W/L)_{5,6}$
- 6- I got $W/L)_{7-9}$ that handle worst-case currents of I_5
- 7- I got $W/L)_{10-14}$ using current ratios




ERROR AMPLIFIER DESIGN

- Open loop results
@ $V_{cm} = 1.2\text{V}$
 $A_{dm} = 55\text{ dB}$
 $GBW = 47\text{ MHz}$
 $A_{cm} = -32\text{ dB}$




LDO STABILITY

- I put the error amplifier in the loop to check stability
- I first checked at 50mA load and 2v supply (worst case)
- The optimum values of C_o was 4uF and $RESR=1\text{ ohm}$
- $A_v= 57.7\text{dB}$, $GBW = 177\text{ KHz}$ and $PM = 80\text{ deg}$




LDO STABILITY

@ 50mA load and 2v supply





LDO STABILITY

@ no load and 2v supply



LDO STABILITY

@ 50mA load and 3.6v supply



LDO STABILITY

@ NO load and 3.6v supply

