


LDO DESIGN



PASSTRANSISTOR DESIGN

- I put the pass transistor in a feedback loop with the ideal amplifier and sweep W until it operates in saturation when $V_{in} = 2\text{V}$
 - $V_{ref} = 1.2\text{V}$
 - $I_{Load} = 50\text{mA}$
 - $V_{out} = 1.8\text{V}$
 - $L = L_{min} = 0.5\mu\text{m}$
- I got $W = 1400 \times 20\mu\text{m}$

v_{dsat}	0.187436
v_{th}	1.05642
i_d	0.050012
i_{bd}	-2.8019e-10
i_{bs}	-7.2801e-16
g_{bd}	1.40002e-09
g_{bs}	1.40548e-09
i_{sub}	8.63181e-16
$igidl$	0
$igisl$	0
igs	0
igd	0
igb	0
$igcs$	0
$igcd$	0
v_{bs}	-5.17979e-07
v_{gs}	1.26451
v_{ds}	0.199998



ERROR AMPLIFIER DESIGN

- I assume the requirement as follows:

$$A_v > 50 \text{ dB}$$

$$\text{GBW} > 30 \text{ MHz}$$


$$\text{ICMR} [0.8\text{v} - 1.6\text{v}]$$

$$\text{SR} = 20\text{v/u sec}$$

$$C_l = 1\text{pf}$$


$$V_{dd} = 2\text{v}$$

$$\text{Power dissipation} < 1\text{mW}$$




ERROR AMPLIFIER DESIGN

- 1- $I_1=I_2=I_3/2=I_{bias}/2$, $I_4=I_5=1.5*I_3$ and $I_6-9=I_4-I_1$
- 2- From SR I got I_{bias}
- 3- From GBW I got $W/L)_{1,2}$
- 4- From ICMR- I got $W/L)_{3,4}$
- 5- From ICMR+ I got $W/L)_{5,6}$
- 6- I got $W/L)_{7-9}$ that handle worst-case currents of I_5
- 7- I got $W/L)_{10-14}$ using current ratios




ERROR AMPLIFIER DESIGN

- Open loop results
@ $V_{cm} = 1.2\text{V}$
 $A_{dm} = 55\text{ dB}$
 $GBW = 47\text{ MHz}$
 $A_{cm} = -32\text{ dB}$




LDO STABILITY

- I put the error amplifier in the loop to check stability
- I first checked at 50mA load and 2v supply (worst case)
- The optimum values of C_o was 4uF and RESR=1ohm
- $A_v = 57.7\text{dB}$, $\text{GBW} = 177\text{ KHz}$ and $\text{PM} = 80\text{ deg}$



LDO STABILITY


@ 50mA load and 2v supply



```
avd      = 5.775411e+01  
gbw      = 1.767798e+05  
pm       = 7.995047e+01
```

LDO STABILITY


@ no load and 2v supply



```
avd      = 6.376034e+01  
gbw      = 1.762841e+03  
pm       = 6.990220e+01
```


LDO STABILITY


@ 50mA load and 3.6v supply



avd	=	8.150401e+01
gbw	=	2.584139e+05
pm	=	8.242524e+01

LDO STABILITY

@ no load and 3.6v supply



awd	=	6.683176e+01
gbw	=	2.105604e+03
pm	=	6.223042e+01

DROPOUT VOLTAGE

@max load 50mA I started from $V_{sup} = 2\text{v}$ and decreased it with little step until pass transistor was in triode region then got $V_{do} = 0.2\text{V}$

@no load I made the same method but this time $V_{do} = 50\text{mV}$

- Note: I made this simulation manually as there is no region parameter for the mosfet in ngspice.

LINE REGULATION

- I swept the input voltage from 2v to 3.6v and plotted the output for different load conditions 0, 100uA, 1mA, 10mA and 50mA.
- I measured line regulation for the five previous cases: -
- Using the equation $(V_{\max} - V_{\min}) / (1.8 * 1.6)$

```
vmin      = 1.801394e+00  
vmax      = 1.807411e+00  
Line_Regulation @ 0 = 0.00208924
```


```
vmin      = 1.800822e+00  
vmax      = 1.806982e+00  
Line_Regulation @ 100u = 0.00213889
```

```
vmin      = 1.800216e+00  
vmax      = 1.806555e+00  
Line_Regulation @ 1m = 0.00220104
```

```
vmin      = 1.799453e+00  
vmax      = 1.806069e+00  
Line_Regulation @ 10m = 0.00229722
```

```
vmin      = 1.798509e+00  
vmax      = 1.805600e+00  
Line_Regulation @ 50m = 0.00246215
```

LINE REGULATION



LOAD REGULATION

- I swept the load from 0 to 50mA and plotted the output for different input conditions 2v, 2.5v, 3v and 3.6v.
- I measured load regulation for the four previous cases: -
- Using the equation $(V_{\max} - V_{\min}) / (1.8 \times 50\text{m})$


```
vmin      = 1.798509e+00  
vmax      = 1.801394e+00  
Load_Regulation @ 2 = 0.0320556
```

```
vmin      = 1.801443e+00  
vmax      = 1.803669e+00  
Load_Regulation @ 2.5 = 0.0247333
```

```
vmin      = 1.803537e+00  
vmax      = 1.805498e+00  
Load_Regulation @ 3 = 0.0217889
```


```
vmin      = 1.805600e+00  
vmax      = 1.807411e+00  
Load_Regulation @ 3.6 = 0.0201222
```


LOAD REGULATION




LINE TRANSIENT

- I applied an input voltage pulse from 2v to 3.6v with 1msec width and 1nsec rise and fall time and simulated the circuit under the previous five load cases.
- The showed curve is under 50mA load.
- All the cases are plotted in next slide.





LINE TRANSIENT




LOAD TRANSIENT


- I applied a load current pulse from 0 to 50mA with 1msec width and 1nsec rise and fall time and simulated the circuit under the previous five load cases.
- The showed curve is with 3.6v input.
- All the cases are plotted in the next slide.



LOAD TRANSIENT



POWER SUPPLY REJECTION




QUIESCENT CURRENT

- I swept the load from 0 to 50mA and measured the current at no load for different input voltages and It was approximately 100uA in all cases.

TEMPERATURE VARIATIONS

- I swept temperature from -45 deg to 125 deg at no load.



TEMPERATURE VARIATIONS

- I swept temperature from -45°C to 125°C at 50mA load.

