1. DPTX Registers in Bank 0

1.1 General Control Registers

Offset	Register Name	Bit	Definition	Default
	C	hip Infor	mation Registers	-
0x00	Vendor ID[7:0]	[7:0]	Vendor ID Low Byte (Read Only)	0x54
0x01	Vendor ID[15:8]	[7:0]	Vendor ID High Byte (Read Only)	0x49
0x02	Device ID[7:0]	[7:0]	Device ID Low Byte (Read Only)	0x51
0x03	Device ID[15:8]	[7:0]	Device ID High Byte (Read Only)	0x61
0x04	Sub-Revision ID[3:0]	[3:0]	Sub-Revision ID (Read Only)	0x0
0304	Major-Revision ID[3:0]	[7:4]	Major-Revision ID (Read Only)	0xA
		Software	Reset Registers	
	RegSoftVRst	[0]	Software video clock domain reset	1
	RegSoftREFRst	[2]	Software reference clock domain reset	0
0x05	RegSoftAUXRst	[3]	Software aux clock domain reset	0
ONOS				
	RegSoftSSRst	[5]	Software SDM function reset	0
		[7]		0
	Interr	upt Statu	s and Clear Registers	
	RHPDChgInt	[0]	HPD status change interrupt	0
	- 6	[.]	Write '1' to clear this interrupt	
	RHPDIRQInt	[1]	HPD IRQ interrupt	0
			Write '1' to clear this interrupt	
	RVidStableInt	[2]	Video stable status change interrupt	0
			Write '1' to clear this interrupt	
0.01				
0x06			ATTY 1 11:14 11:	
	DA DE UL	5.53	AUX channel link training request fail	
	RAxRqFailInt	[5]	interrupt	0
			Write '1' to clear this interrupt	
l			ALIV abannal UDDIDO maguast fail	
	D HDDID OEgillat	[7]	AUX channel HPDIRQ request fail interrupt	0
	RHPDIRQFailInt	[7]		U
			Write '1' to clear this interrupt	

DDCD a Eqillet	[0]	AUX channel PC request fail interrupt	0
RPCKqramm	[U]	Write '1' to clear this interrupt	U
RTrainAxFailInt	[3]	Training sequence AUX fail interrupt	0
	+ -	_	
RPktAVIInfoInt	[4]	1	0
		write 1 to clear this interrupt	
		MPEG InfoFrame packet done interrupt	
RPktMpgInfoInt	[6]	•	0
		General InfoFrame packet done	
RPktGenInfoInt	[7]	interrupt	0
		Write '1' to clear this interrupt	
RPktVid AttrInt	[0]	Video Attribute packet done interrupt	0
Kt vid/tttilit	[O]	Write '1' to clear this interrupt	0
RVidCTSErrInt	[2]	<u>*</u>	0
		Write '1' to clear this interrupt	
	Link training fail interrupt		
RLinkTrainFailInt	[4]		0
	5.57	Video FIFO overflow interrupt	
RVidOvFlwInt	[5]	Write '1' to clear this interrupt	0
D501EIEOOvInt	[6]	501 FIFO overflow interrupt	0
KJUIFIFOOVIIII	լսյ	Write '1' to clear this interrupt	U
	[7]		
		Mask Registers	T
REnHPDChgInt	[0]		0
		-	0
REnVidStableInt	[2]	-	0
		'0': Disable interrupt event	
REn A y Ra Fail Int	[5]	'1': Enable interrupt event	0
NEAR MANAGE WHITE	[2]	-	
REnHPDIROFailInt	[7]		0
<u> </u>	F, 1		-
	RPktMpgInfoInt RPktGenInfoInt RPktVidAttrInt RVidCTSErrInt RLinkTrainFailInt RVidOvFlwInt R501FIFOOvInt	RTrainAxFailInt [3] RPktAVIInfoInt [4] RPktMpgInfoInt [6] RPktGenInfoInt [7] RPktVidAttrInt [0] RVidCTSErrInt [2] RLinkTrainFailInt [4] RVidOvFlwInt [5] R501FIFOOvInt [6] [7] Interrupt REnHPDChgInt [0] REnHPDIRQInt [1] REnVidStableInt [2]	RPCRqFailInt [0] Write '1' to clear this interrupt RTrainAxFailInt [3] Training sequence AUX fail interrupt Write '1' to clear this interrupt

	REnTrainAxFailInt	[3]		0
	REnPktAVIInfoInt			0
	KEIIFKIAVIIIIOIIII	[4]		U
	REnPktMpgInfoInt	[6]		0
	REnPktGenInfoInt	[7]		0
	REnPktVidAttrInt	[0]		0
	REnVidCTSErrInt	[2]		0
0x0B	REnLinkTrainFailInt	[4]		0
	REnVidOvFlwInt	[5]		0
	REn501FIFOOvInt	[6]		0
		[7]		
	System	n Conf	iguration Registers	
	RegINTPol	[0]	0: Interrupt is active low	0
		[0]	1: Interrupt is active high	U
	DesINTMede	[1]	0: Open-Drain mode	0
	RegINTMode		1: Push-Pull mode	U
0x0C	RegPCDrv[1:0]	[3:2]	PC I2C driving strength	10
UNUC		[4]		
	RegHPDPD	[5]	1: Enable internal pull-down	1
	RegEnHPD	[6]	0: Normal operation	0
	RegelinpD		1: Force HPD to High	U
		[7]		
	S	ystem S	tatus Registers	T
			DPTX Interrupt Status (Read Only)	
	RINTStatus	[0]	0: No interrupt event	-
			1: Interrupt is active	
	RHPDStatus	[1]	Hot Plug Detect status (Read Only)	_
0x0D		L-J	0: Unplug; 1: Plug	
	RVideoStable	[2]	Video input status (Read Only)	_
			0: Unstable; 1: Stable	
			U3 wakeup interrupt status (Read Only)	
	RU3WakeInt	[3]	0: No interrupt event	-
			1: Interrupt is active	

			XPLL lock (Read Only)	
	RPLL_XPLock	[4]	0: Unlock; 1: Lock	-
			,	
	RPLL_SPLock	[5]	SPLL lock (Read Only) 0: Unlock; 1: Lock	-
			,	
	RAuxFreqLock	[6]	AUX frequency lock (Read Only)	-
			0: Unlock; 1: Lock	
	DAMDIDIE	[7]	MIPIRX interrupt status (Read Only)	
	RMIPIINT	[7]	0: No interrupt event	-
			1: Interrupt is active	
			DP Link State (Read Only)	
			[0]: Main link disable	
	RefLinkState[4:0]	[4:0]	[1]: Aux channel read	00000
			[2]: CR pattern	
			[3]: EQ pattern	
0x0E			[4]: Normal operation	
ONOL	RVidMuteSts	[5]	Video Mute Status (Read Only)	1
	TO TOTAL COSTS	[2]	0: Normal operation; 1: Video mute	1
		[6]		
			DP Link Rate after training (Read Only)	
	RefLinkRate	[7]	0: 1.62Gbps per lane	0
			1: 2.7Gbps per lane	
	;	System D	ebug Registers	
	D D1-C -1	[0]	0: Select register Bank 0(0x00~0xFF)	0
	RegBankSei	[U]	1: Select register Bank 1(0x130~0x1FF)	0
	RegEnDbgDP	[1]	Select DP debug group	1
0.05		[2]		
0x0F		[3]		
	D E D1 (577)		Debug signal output	
	RegEnDbg (PW)	[4]	0: Disable; 1: Enable	0
	RegDbgSel[2:0]	[7:5]	Debug signal group selection	000
0x0F	RegBankSel RegEnDbgDP RegEnDbg (PW)	[0] [1] [2] [3] [4]	0: 1.62Gbps per lane 1: 2.7Gbps per lane ebug Registers 0: Select register Bank 0(0x00~0xFF) 1: Select register Bank 1(0x130~0x1FF) Select DP debug group Debug signal output 0: Disable; 1: Enable	0 1 0

1.2 CLKBUF Control Registers

0x10				
UXIU	RegPDREFCLK	[4]	Power down REFCLK	
			0: Normal operation	0
			1: Power down REFCLK	

	RegPDREFCNT[1:0]	[6:5]	REFCLK power level 00: level 0 01: level 1	00
			10: level 2 11: level 3	
	RegAutoAuxRst	[0]	Auto AXRCLK reset 0: No reset AXRCLK when AUX idle 1: Reset AXRCLK when AUX idle	1
0x11	RegAuxFilterNum[1:0]	[2:1]	AUX signal noise filter parameter 00: 1T 01: 2T 10: 3T 11: 4T	00
	RegFixedAuxFreq	[3]	Fix AXRCLK Frequency 0: Disable, 1: Enable	0
0x12				
	Reg10bLatEdge	[6]	PHY data sampling edge 0: Positive edge; 1: Negative edge	0
	RegEnPCLKCnt	[7]		0
0x13	RPCLKCnt[7:0]	[7:0]	(Read Only)	0x
0x14	RPCLKCnt[11:8] RegPreDivSel[2:0]	[6:4]	Extra PCLK division counter 000: divide 1 001: divide 2 010: divide 4 111 divide 128	000
0x15		[0]		

Dog 501EIEODgt	F11	20-bit to 10-bit 501 FIFO reset	0
Reg_501FIFORst	[1]	0: Normal operation; 1: Reset	0
	[2]		
RegGateRCLK	[3]	1: Enable gating RCLK	0
RegGateAXCLK	[4]	1: Enable gating XCLK	0
RegEnIOIDDQ	[5]	1: Enable IO IDDQ mode	0
RegEnIntWakeU3	[6]	1: Enable INT to wakeup U3 state	0
RegEnOSCPwd	[7]	1: Enable OSC power-down	0

1.3 Link Training Registers

1.5 Lii	Talling Registers			
	RegForceLBR		Force Low Bit Rate	
		[0]	0: Normal operation	0
			1: Force low bit rate	
			DisplayPort Lane Number	
	DagLanaNum[1:0]	[2,1]	00: 1 Lane	11
	RegLaneNum[1:0]	[2:1]	01: 2 Lane	11
			11: 4 Lane	
0.16	D. I. C	[2]	DispalyPort Lane Swapping	0
0x16	RegLaneSwap	[3]	0: No swapping; 1: Swapping	0
			DisplayPort Spread Amplitude	
	RegSpreadAmp	[4]	0: 0.0% down spread	0
			1: 0.5% down spread	
	RegForceCRDone	[5]	0: Normal operation; 1: Force CR Done	0
	RegForceEQDone	[6]	0: Normal operation; 1: Force EQ Done	0
	RegEnDbgLKAuxWr	[7]	Debug mode AUX write	
			0: Burst mode; 1: Debug mode	0
	RegEnAutoTrain	[0]	Auto training mode	
			0: Disable; 1: Enable	0
	RegEnTxTrain	F13	Manual training mode	
		[1]	0: Disable; 1: Enable	0
			Software force re-train	
0.45	RegEnReTrain	[2]	0: Disable; 1: Enable	0
0x17			Link training without AUX negotiation	
	RegNoAuxTrain	[3]	0: with AUX negotiation	0
		[[-]	1: without AUX negotiation	
			Link training without Vmax check	
	RegDisVmaxChk	[4]	0: with Vmax check	0
		F . J	1: without Vmax check	
				1

	RefStsRdDone	[5]	Link STS read done (Read only)	0
	RefCfgRdDone	[6]	Link CFG read done (Read Only)	0
	RefLCSWrDone	[7]	Link LCS write done (Read Only)	0
0x18	Reg10usRefNum[7:0]	[7:0]	Reference clock number for 10us	0x87
	RegL0SwingSet[1:0]	[1:0]	Swing Set	
	RegL1SwingSet[1:0]	[3:2]	00: Voltage swing level 0	
0x19	RegL2SwingSet[1:0]	[5:4]	01: Voltage swing level 1	00
	RegL3SwingSet[1:0]	[7:6]	10: Voltage swing level 211: Voltage swing level 3	
	RegL0PreEmpSet[1:0]	[1:0]	Pre-Emphasis Set	
	RegL1PreEmpSet[1:0]	[3:2]	00: Without pre-emphasis	
0x1A	RegL2PreEmpSet[1:0]	[5:4]	01: With pre-emphasis level 1	00
	RegL3PreEmpSet[1:0]	[7:6]	10: With pre-emphasis level 2 11: With pre-emphasis level 3	
	RegL0MaxSwing	[0]		
	RegL1MaxSwing	[1]	Maximum Swing 0: Not maximum swing 1: Maximum swing is reached Maximum Pre-emphasis 0: Not maximum pre-emphasis	0
	RegL2MaxSwing	[2]		
	RegL3MaxSwing	[3]		
0x1B	RegL0MaxPreEmp	[4]		
	RegL1MaxPreEmp	[5]		0
	RegL2MaxPreEmp	[6]		
	RegL3MaxPreEmp	[7]	1: Maximum pre-emphasis is reached	
	RegL0CRDone	[0]		
	RegL1CRDone	[1]	Clock Recovery Status (Read Only) 0: Not finish	
	RegL2CRDone	[2]	1: CR Done	0
0x1C	RegL3CRDone	[3]	1. CK Done	
UXIC	RegL0EQDone	[4]	Equalization Status (Dead Only)	
	RegL1EQDone	[5]	Equalization Status (Read Only) 0: Not finish	0
	RegL2EQDone	[6]	1: EQ Done	
	RegL3EQDone	[7]	1. EQ Done	
	RegL0SymLock	[0]	Symbol Look Status (Pood Only)	
	RegL1SymLock	[1]	Symbol Lock Status (Read Only) 0: Not lock	0
	RegL2SymLock	[2]	1: Lock	
0x1D	RegL3SymLock	[3]	1. LOCK	
	RegLaneAlign	[4]	Lane Alignment (Read Only) 0: Not align	0
			1: Align	

	RegEnQual2Idle	[5]	Quality test state to Idle state	1
	RegiziiQuaiziuic	[2]	0: Disable; 1: Enable	1
			Link Quality Pattern Set (Read Only)	
			00: No link quality test pattern	
	RegLKQualPatSet[1:0]	[7:6]	01: D10.2 test pattern	00
			10: SERM test pattern	
			11: PRBS7 test pattern	
	RegL0SwingAdj[1:0]	[1:0]	Voltage Swing Adjust (Read Only)	
	RegL1SwingAdj[1:0]	[3:2]	00: Level 0	
0x1E	RegL2SwingAdj[1:0]	[5:4]	01: Level 1	00
	Daal 20min a A 4:[1.0]	[7.6]	10: Level 2	
	RegL3SwingAdj[1:0]	[7:6]	11: Level 3	
	RegL0PreEmpAdj[1:0]	[1:0]	Pre-Emphasis Adjust (Read Only)	
0x1F	RegL1PreEmpAdj[1:0]	[3:2]	00: Level 0	
	RegL2PreEmpAdj[1:0]	[5:4]	01: Level 1	00
	Dogl 2DroEmp A di[1:0]	[7:6]	10: Level 2	
	RegL3PreEmpAdj[1:0]		11: Level 3	

1.4 AUX Channel Registers

0x20	Reg_TimeBase[7:0]	[7:0]		0x28
	RegEnFifoAutoRst	[0]	LS2V FIFO Auto Reset	1
		[°]	0: Disable, 1: Enable	-
	RFifoAutoRstInt	[1]	LS2V FIFO Auto Reset Interrupt	
	THE HOTELONSTINE	[1]	Write '1' to clear this interrupt	
	RegEnOvFlw2Rst [2]	[2]	Video stream FIFO overflow to reset	0
0x21		0: Disable, 1: Enable	U	
		[3]		
		[4]		
		[5]		
		[6]		
	RegEnExtStb	[7]	1: Enable external standby input	0
	RegEnAuxFreqAvg	[0]	Auto AXRCLK average	1
		[U]	0: Disable, 1: Enable	1
	RegMLOff2GatAXCLK	[1]	PSR main-link off to gate AXCLK	1
0x22	DagEnDNCwan	[2]	DisplayPort Lane PN Swapping	0
	RegEnPNSwap	[2]	0: Disable, 1: Enable	U
	DagAyDNGwan	[2]	DisaplayPort AUX PN Swapping	0
	RegAxPNSwap	[3]	0: Disable, 1: Enable	U

			Standby Mode	
	RegEnStandby	[4]	0: Disable, 1: Enable	0
	D F G10D	5.77	Standby to Reset	
	RegEnStb2Rst	[5]	0: Disable, 1: Enable	0
	RegMLOff2GatLSCLK	[6]	PSR main-link off to gate LSCLK	1
	RegMLOff2GatSSCLK	[7]	PSR main-link off to gate SSCLK	1
	Dog EDIDEECIa	[0]	PC request FIFO clear	0
	Reg_EDIDFFClr	[0]	0: Normal operation; 1: Clear FIFO	0
	REG_MasterSel	[1]	0: Internal; 1: PC	0
	RPC_ROMAcq	[2]		0
	RPC_ReqSegment	[3]	PC request command segment	0
0x23	Reg_TimeBase[9:8]	[5:4]		00
	Reg_EDIDNoSegW		EDID No Segment Write	0
		[6]	0: With segment write	
			1: Without segment write	
	REnAuxFIFORead	[7]	AUX channel FIFO read back	0
	REHAUXITIOREau		0: Disable; 1: Enable	U
0x24	RPC_ReqOffset[7:0]	[7:0]		0x
0x25	RPC_ReqOffset[15:8]	[7:0]	PC request command offset	0x
0x26	RPC_ReqOffset[19:16]	[3:0]		0x
UX26	RPC_ReqByte[3:0]	[7:4]	PC request command byte number	0x0
0x27	RPC_ReqWDOut[7:0]	[7:0]	PC request command write data byte 1	0x
0x28	RPC_ReqWDOut[15:8]	[7:0]	PC request command write data byte 2	0x
0x29	RPC_ReqWDOut[23:16]	[7:0]	PC request command write data byte 3	0x
0x2A	RPC_ReqWDOut[31:24]	[7:0]	PC request command write data byte 4	0x

0x2B	RPC_Req[3:0]	[3:0]	PC request command selection 0x0: Native Aux Read 0x4: Native Aux Write AKSV 0x5: Native Aux Write 0x6: Native Aux Write An 0x8: General I2C Start/Stop (Addr Only) 0x9: General I2C Read (Addr + DataLen) 0xA: General I2C Write (Addr + DataLen + WrData) 0xB: I2C EDID Read (Addr = 0xA0) 0xC: I2C Write 0xD: I2C Read	0x0
	AXT_AUXBusy	[5]	AUX Busy Period (Read Only)	-
	RPC_FIFOFull	[6]	(Read Only)	-
	RPC_FIFOEmpty	[7]	(Read Only)	-
0x2C	RAUXReadBack[7:0]	[7:0]	AUX Channel Read Back (Read Only)	
0x2D	RAUXReadBack[15:8]	[7:0]	Reg0x2F is AUX FIFO read back	
0x2E	RAUXReadBack[23:16]	[7:0]	address	0x
0x2F	RAUXReadBack[31:24]	[7:0]	Reg0x2F <= RAUXReadBack[31:24] when(REnAuxFIFORead='0') else RPC_RFIFOData	UX

1.5 HDCP Control Registers

0x30		
0x31		
0x32		
UX32		
0x33		
0.04		
0x34		
0x35		
0x36		

0x38 0x38 0x39 REG_EnIRQAct RIRQActDone [41] Hardware HPD IRQ Response 0: Disable; 1: Enable 0: Disable, 1: Enable				1	, , , , , , , , , , , , , , , , , , ,
0x39 REG_EnIRQAct REG_EnVidBlack RIRQActDone [4] Hardware HPD IRQ Response 0: Disable; 1: Enable 0: Disable, 1: Enable	0x37				
0x39 REG_EnIRQAct REG_EnVidBlack RIRQActDone [4] Hardware HPD IRQ Response 0: Disable; 1: Enable 0: Disable, 1: Enable					
0x39 REG_EnIRQAct REG_EnVidBlack RIRQActDone [4] Hardware HPD IRQ Response 0: Disable; 1: Enable 0: Disable, 1: Enable	0x38				
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0					
0x3A REG_EnIRQAct [2] Hardware HPD IRQ Response 0 0 0 0 0 0 0 0 0	020				
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -	0x39				
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -					
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -					
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -					
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -					
0x3A REG_EnIRQAct [2] 0: Disable; 1: Enable 0 REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C - 0x3D - - 0x3E - -					
0x3A REG_EnVidBlack [3] Video Blank Gating 0: Disable, 1: Enable 0 RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C 0x3D 0x3E		DEC E-IDOA -4	[2]	Hardware HPD IRQ Response	0
REG_EnVidBlack [3] 0: Disable, 1: Enable RIRQActDone [4] Hardware HPD IRQ Done (Read Only) 0x3B 0x3C 0x3D 0x3E		KEO_EIIIKQACI	[2]	0: Disable; 1: Enable	U
0: Disable, 1: Enable RIRQActDone [4] Hardware HPD IRQ Done (Read Only) - 0x3B 0x3C 0x3D 0x3E	0x3A	DEC EnVidBlack	[3]	Video Blank Gating	0
0x3B 0x3C 0x3D 0x3E		REO_Eli vidbiack		0: Disable, 1: Enable	U
0x3C		RIRQActDone	[4]	Hardware HPD IRQ Done (Read Only)	-
0x3C					
0x3C					
0x3D 0x3E					
0x3E					
0x3F	0x3E				
	0x3F				
	511.01				

1.6 HDCP Mapping Registers

0x40		
0x41		
0x42		
0x43		
0x44		
0x45		

0x46		
0x47		
0x48		
0x49		
0x4A		
0x4B		
0x4C		
0x4D		
0x4E		
0x4F		
0x50		
0x51		
0x52		
0x53		
0x54		
055		
0x55		
056		
0x56		
0x57		
•		

1.7 Electrical PHY Registers

Spread Spectrum PLL					
	Reg_SP_RESETB	[0]	When '0', SSCPLL_IT6019 is reset	1	
	Reg_SP_PWDB	[1]	When '0', SSCPLL_IT6019 is powerdowned	1	
0x58	Reg_SP_DEI	[2]	When '1', charge pump current of SSCPLL_IT6019 is increased.	1	
UX38	Reg_SP_ENI2	[3]	When '1', charge pump current of SSCPLL_IT6019 is increased.	0	
	Reg_SP_EC1	[4]	When '1', VCO capacitance of SSCPLL_IT6019 is increased.	0	

			Calact the reference signal of	
			Select the reference signal of	
	Reg_SP_REFSEL		SSCPLL_IT6019 between XTAL and	
	Keg_SF_KEFSEL	[5]	IP_CK2S	Θ
			When '0', XTAL	
	D CDT-:C-1	[6]	When '1', IP_CK2S	0
	Reg_SPTriSel	[6]	SDM module select	0
	Reg_SP_DithEn	[7]	SDM dither function	0
			0: Disable, 1: Enable	
	T	<u>'</u> .	Γransmitter PLL	1
			Test purpose usages	
			TXPLLTEST7: IPIG	
			TXPLLTEST6: XPIG	
			TXPLLTEST5: ENVC	
0x59	Reg_XP_TEST[7:0]	[7:0]	TXPLLTEST4: DEI	0x00
			TXPLLTEST3: DER	
			TXPLLTEST2: ENP2	
			TXPLLTEST1: DISRC	
			TXPLLTEST0: ENAC	
	Reg_XTALPWDB	[0]	When '0', XTAL is in powerdonwn mode	1
	Reg_SP_ICKSEL	[1]	ICKSEL='0' for 108MHz output	0
	Reg_DI_ICRDEE	[1]	ICKSEL='1' for 54MHz output	V
		[2]		
0x5A		[3]	Only valid in DP mode. (Read Only)	
UXJA	Dog CD DDD		Set RBR=0 when input clock= 270Mhz	0
	Reg_SP_RBR		Set RBR=1 when input clock= 162Mhz	0
			Read back value = not RefLinkRate	
		[6:4]		
	Reg_XP_ENTEST	[7]	When '1', IT6019TXPLL enter test mode	0
	•	ŗ	Fransmitter PLL	
	D VD EG1	FO3	When '1', IT6019TXPLL increase VCO	
	Reg_XP_EC1	[0]	capacitance	0
			When '0', IT6019TXPLL current bias is not in	
			powerdown mode.	
0x5B			When '1', IT6019TXPLL current bias in	
	Reg_XP_PWDI	[1]	powerdown mode, no current source available	0
			for all other blocks such as IT6019TIPLL.	
			Normally, XP_PWDI should always be set to	
			0.	
			T	

	Reg_XP_RESETB	[2]	When '0', IT6019TXPLL is reset	1
	Reg_XP_ER0	[3]	When '1', filter resistance is increased If XP_GAINBIT = '0', set XP_ER0 = '1'	0
	Reg_XP_ENI	[4]	When '1', charge pump current of IT6019TXPLL is increased.	0
	Reg_XP_PWDPLL	[5]	When '1', IT6019TXPLL is in powerdown mode	0
	Reg_XP_GAINBIT	[6]	set TXPLL_GAINBIT=1, TXPLL_ER0=0	1
	Reg_XP_SELP	[7]	VFILT PBS/PBS2 option '0': select PBS, '1': select PBS2	0
	1	Mai	n DisplayPort Driver	
	Reg_DRV_RSTB	[0]	Reset signal for DPTX_DRV. When '0', all flip-flops in the transmitter are reset.	1
0x5C	Reg_DRV_HS	[1]	Switch to low-swing 4-to-1 MUX Set to '1' when HBR (DP) or >165MHz (HDMI) Set to '0' when RBR (DP) or <165MHz (HDMI)	1
		[2]		
		[3]		
	Reg_DRV_LNPWDB[3:0]	[7:4]	Powerdown signal for Lane3~0 of dptx_drv	0000
	Reg_DRV_LN0DSEL	[0]	Input data selection for Lane0 0: from APR, 1: from PatGen	0
	Reg_DRV_LN1DSEL	[1]	Input data selection for Lane1	0
	Reg_DRV_LN2DSEL	[2]	Input data selection for Lane2	0
	Reg_DRV_LN3DSEL	[3]	Input data selection for Lane3	0
0x5D			"00" => D10.2 "01" => 1111100000 (PCLK-like)	
	Reg_PAT_SEL[1:0]	[5:4]	"10" => Undefined "11" => AFE pattern gen. data (depends on PAT_SEL)	00
	Reg_PAT_SEL[1:0] RegMLOff2PwdXPLL	[5:4]	"10" => Undefined "11" => AFE pattern gen. data (depends on	00
			"10" => Undefined "11" => AFE pattern gen. data (depends on PAT_SEL)	
	RegMLOff2PwdXPLL RegMLOff2PwdSPLL	[6] [7]	"10" => Undefined "11" => AFE pattern gen. data (depends on PAT_SEL) 1: PSR main-link off to power-down XPLL	1
0x5E	RegMLOff2PwdXPLL RegMLOff2PwdSPLL	[6] [7]	"10" => Undefined "11" => AFE pattern gen. data (depends on PAT_SEL) 1: PSR main-link off to power-down XPLL 1: PSR main-link off to power-down SPLL	1

			Input hystorasis throshold	
			Input hysteresis threshold	
	D 4111/111/0		00: 70mV	0.1
	Reg_AUX_HYS	[3:2]	01: 120mV	01
			10: 175mV	
			11: 250mV	
			Input enable signal for DPTX_AUX	
	Reg_AUX_IE	[4]	when '0', AUX_IN = '0'	1
			when '1', AUX_IN = received aux signal	
	Reg_PAT_EN	[5]	Enable signal for AFE pattern gen.	0
			Pattern selection:	
	Reg_PAT_SEL	[6]	when '0', 00110011	0
			when '1', PRBS7	
	Reg_PAT_RSTB	[7]	Reset signal for AFE pattern gen.	0
	RegAutoSwingInc	[0]	Auto Swing Increasing during CR state	
			0: Disable; 1: Enable	0
	D. E. E.O.I. CD	[1]	Change EQ value in CR phase	1
	RegEnEQInCR		0: Disable; 1: Enable	1
	D. E. CDI EO	[0]	Change CR value in EQ phase	
	RegEnCRInEQ	[2]	0: Disable; 1: Enable	0
		[3]		
0x5F		[4]		
	D D' C 11	563	DisplayPort Scrambling Function	
	RegDisScramble	[5]	0: Enable; 1: Disable	0
			Symbol Error Count Set	
			00: Disparity and Illegal Symbol Error	
	RegSymErrCntSet[1:0]	[7:6]	01: Disparity Error	00
			10: Illegal Symbol Error	
			11: Reserved	
		1	1	1

1.8 Video Registers

Video Format Registers					
0x60	Reg_PCLKDiv2	[1]	Half input clock rate 0: Normal PCLK frequency 1: Original PCLK frequency/2	θ	

Reg_InColMod[1:0] [5:4] Input Color Mode 00 00: RGB mode 01: YUV422 mode 10: YUV444 mode 11: Reserved	
10: YUV444 mode 11: Reserved Reg_TxFFRst	
11: Reserved	
Reg_TxFFRst [1] 0	
Reg DualInBus [2] Dual Pixel Input Mode 0	
[-] 2 was 1 met mp w 1.10 w	
0: Disable, 1: Enable	
Reg_ChSwap [3] Dual-Pixel-Odd/Even-Swap 0	
0x61 0x61) <i>(</i> 1
Reg_RBSwapO [4] Odd-Pixel R/B Swap 0	JXOI
0: Disable, 1: Enable	
Reg_RBSwapE [5] Even Pixel R/B Swap 0	
0: Disable, 1: Enable	
0x62 RegVidColDep[3:0] [3:0] Input video format 0001	0x62
0000: M444B18	
0001: M444B24	
0010: M444B30	
0011: M444B36	
0100: M444B48	
1001: M422B16	
1010: M422B20	
1011: M422B24	
1100: M422B32	
REGDebugMode[3:0] [4] Set '1' when simulation 0	
[5] Set '1' when simulation 0	
[6] when set high, force PxVidStable high 0	
[7] 1: Force PCLK stable 0	
Color Space Conversion	
0x63	0x63

	Reg_DualMirror	[7]	Dual-Pixel Mirror Mode	θ
			0: Disable, 1: Enable	
0x64				
0x65				
0x66				
0x67				
0x68				
0x69				
0x6A				
0x6B				
0x6C				
0x6D				
0x6E				
0x6F				
0x70				
0x71				
0x72				
0x73				
0x74				
0x75				
0x76				
0x77				
0x78				
	S	ync/DE Ge	eneration Registers	
	Reg_GenDE	[0]	DE Generator 0: Disable; 1: Enable	0
	RegGenSync	[1]	Sync Generator 0: Disable; 1: Enable	0
o ==	RegHSPol	[2]	Generated HSync Polarity 0: Low; 1: High	1
0x79	RegVSPol	[3]	Generated VSync Polarity 0: Low; 1: High	1
	Reg_PGInterLaced	[4]	PG interlaced mode 0: Disable, 1: Enable	0
	Reg_DEOnlyIn	[5]	DE Only mode enable 0: Disable; 1: Enable	0

	RegEnVBlankTG	[6]	VBlank Timing Generator 0: Disable, 1: Enable	0
	RegVHTimeRec	[7]	Video H/V status register read back 0: Disable; 1: Enable	0
0x7A	Reg_PGHTotal[7:0]	[7:0]	DC having stall total pinal accept	0
0x7B	Reg_PGHTotal[12:8]	[4:0]	PG horizontal total pixel count	0x
0x7C	Reg_PGHDES[7:0]	[7:0]	DC harimantal DE start	0
0x7D	Reg_PGHDES[12:8]	[4:0]	PG horizontal DE start	0x
0x7E	Reg_PGHDEE[7:0]	[7:0]	DC havinantal DE and	0
0x7F	Reg_PGHDEE[12:8]	[4:0]	PG horizontal DE end	0x
0x80	Reg_PGHRS[7:0]	[7:0]	DC lastice and all Company	0
0x81	Reg_PGHRS[12:8]	[4:0]	PG horizontal Sync start	0x
0x82	Reg_PGHRE[7:0]	[7:0]	DC having stal Company	0
0x83	Reg_PGHRE[12:8]	[4:0]	PG horizontal Sync end	0x
0x84	Reg_PGVTotal[7:0]	[7:0]	PG vertical total line count	
0x85	Reg_PGVTotal[11:8]	[3:0]	When Reg0x79[7]='1', read back value = PxRec_VTotal[11:0]	0x
0x86	Reg_PGVDES[7:0]	[7:0]	PG vertical DE start (1 st field)	
0x87	Reg_PGVDES[11:8]	[3:0]	When Reg0x79[7]='1', read back value = PxRec_VDES[11:0]	0x
0x88	Reg_PGVDEE[7:0]	[7:0]	PG vertical DE end (1 st field)	
0x89	Reg_PGVDEE[11:8]	[3:0]	When Reg0x79[7]='1', read back value = PxRec_VDEE[11:0]	0x
0x8A	Reg_PGVDES2nd[7:0]	[7:0]	PG vertical DE start (2 nd field)	
0x8B	Reg_PGVDES2nd[11:8]	[3:0]	When Reg0x79[7]='1', read back value = PxRec_VDES2nd[11:0]	0x
0x8C	Reg_PGVDEE2nd[7:0]	[7:0]	PG vertical DE end (2 nd field)	
0x8D	Reg_PGVDEE2nd[11:8]	[3:0]	When Reg0x79[7]='1', read back value = PxRec_VDEE2nd[11:0]	0x
0x8E	Reg_PGVRS[7:0]	[7:0]	DC vertical Sympostant (1st E-14)	Ov
0x8F	Reg_PGVRS[11:8]	[3:0]	PG vertical Sync start (1 st field)	0x
0x90	Reg_PGVRE[7:0]	[5:0]	PG vertical Sync end (1st field)	0x
0x91	Reg_PGVRS2nd[7:0]	[7:0]	DC ventical Sympostant (2nd C. 1.1)	Ovr
	Reg_PGVRS2nd[11:8]	[3:0]	PG vertical Sync start (2 nd field)	0x
0x92	Reg_PGEn2ndVRRise[10:8]	[7:5]	When Reg_PGEn='1' or Reg_PGInterlaced='1', this define the location of the 2 nd Vsync Rise edge at the horizontal line[10:8].	x

	Reg_PGVRE2nd[5:0]	[5:0]	PG vertical Sync end (2 nd field)	0x
		17 (1)	When Reg_PGEn='1' or	
0x93	Reg_PGEn2ndVRRise[12:11		Reg_PGInterlaced='1', this define the	
		[7:6]	location of the 2 nd Vsync Rise edge at	X
			the horizontal line[12:11].	
			When Reg_PGEn='1' or	
			Reg_PGInterlaced='1', this define the	
0x94	Reg_PGEn2ndVRRise[7:0]	[7:0]	location of the 2 nd Vsync Rise edge at	XX
			the horizontal line [7:0].	
	Patt	ern Ge	nerator Registers	II.
0x95		[7:0]		
			Embedded Pattern Selection	
	Reg_PGPatSel[1:0]	[1:0]	00: User Defined; 01: Color Ramp,	00
			10: Black White; 11: Color Square	
0.06	Reg_PGPatMux	[4]	Embedded Pattern Multiplex 0: External Pattern, 1: Embedded	0
0x96			Pattern	U
	D = Cal Discours		Stable LinePixelCnt sensitivity	
	RegStbPixCntSen	[5]	0: low sensitivity, 1: high sensitivity	0
	Reg_PGVRE2nd[7:6]	[7:6]	PG vertical Sync end (2 nd field)	0x
	Reg_PGEn	[0]	Pattern Generator	0
			0: Disable; 1: Enable	U
			Horizontal Repeat	
	Reg_PGHRep2	[1]	1: value change every 2 pixels	0
			0: value change every pixel Vertical Repeat	
	Reg_PGVRep2	[2]	1: value change every 2 pixels	0
0x97		[-]	0: value change every pixel	
	Reg_PGHMD[1:0]	[5:4]	Horizontal Pattern Mode	
			00: Gradient Mode	00
			01: Inversion Mode 1x: Line Mode	
			Vertical Pattern Mode	
	Reg_PGVMD [1:0]	[7.6]	00: Gradient Mode	00
	Reg_FOVIMD [1.0]	[7:6]	01: Inversion Mode	00
			1x: Line Mode	
0x98	Reg_PGColR[7:0]	[7:0]	The initial R/Cr value of pattern generation.	0x
0**00	Pag DCCalC[7:0]	[7.0]	The initial G/Y value of pattern	0**
0x99	Reg_PGColG[7:0]	[7:0]	generation.	0x
0x9A	Reg_PGColB[7:0]	[7:0]	The initial B/Cb value of pattern generation.	0x
0x9B	Reg_PGColBlank[7:0]	[7:0]	Value during blank interval	0x
0x9C	Reg_PGColBlankY[7:0]	[7:0]	Value during blank interval.	0x

0x9D	Reg_PGCHInc[7:0]	[7:0]	Horizontal Color Value Increment in Gradient Mode.	0x
0x9E	Reg_PGCVInc[7:0]	[7:0]	Vertical Color Value Increment in Gradient Mode.	0x
	RAxRqFailSts[1:0]	[1:0]	AUX channel link training request fail status (Read Only) 00: No Error 01: DEFFER too many times 10: NACK 11: Timeout	00
		[4:3]		
0x9F	RHPDIRQFailSts[1:0]	[5:4]	AUX channel HPDIRQ request fail status (Read Only) 00: No Error 01: DEFFER too many times 10: NACK 11: Timeout	00
	RPCRqFailSts[1:0]	[7:6]	AUX channel PC request fail status (Read Only) 00: No Error 01: DEFFER too many times 10: NACK 11: Timeout	00
	Inpu	t Video	Timing Registers	
	RegDPHSyncPol	[0]	Input HSync Polarity 1: Low; 0: High RegDPHSyncPol <= PxRec_DPHSyncPol when(Reg0xA0[1]='0') else Reg0xA0[0];	-
0 40	RegEnUsrDPHSyncPol	[1]	User defined DPHSyncPol 0: Disable; 1: Enable	0
0xA0	RegDPVSyncPol	[2]	Input VSync Polarity 1: Low; 0: High RegDPVSyncPol <= PxRec_DPVSyncPol when(Reg0xA0[3]='0') else Reg0xA0[2];	-
	RegEnUsrDPVSyncPol	[3]	User defined DPVSyncPol 0: Disable; 1: Enable	0

	1	1	T	1
			Input Interlaced Mode 0: Non-Interlaced; 1: Interlaced mode	
	RegInterLaced	[4]	RegInterLaced <= PxRec_InterLaced	-
			when $(Reg0xA0[5]='0')$ else	
			Reg0xA0[4];	
	RegEnUsrInterLaced	[5]	User defined InterLaced	0
	Region of interiored	[5]	0: Disable; 1: Enable	
	RegDynRange	[6]	Input Dynamic Range	0
	Registrange	[0]	0: VESA range; 1: CEA range	
			YCbCr Colorimetry	
	RegColorimetry	[7]	0: ITU-R BT601-5	0
			1: ITU-R BT709-5	
0xA1	RegDPHTotal[7:0]	[7:0]	Input horizontal total	
			RegDPHTotal <=	
	RegDPHTotal[12:8] RegEnUsrDPHTotal	[4:0]	PxRec_DPHTotal[12:0]	0x
0xA2		[4.0]	when(Reg0xA2[7]='0') else	
			(Reg0xA2[4:0]&Reg0xA1[7:0]);	
		[7]	User defined DPHTotal[12:0]	0
	Regulie SIDI III oui	[/]	0: Disable; 1: Enable	
0xA3	RegDPHDES[7:0]	[7:0]	Input horizontal DE start	
			RegDPHDES <=	
	RegDPHDES[12:8]	[4:0]	PxRec_DPHDES[12:0]	0x
0xA4	11082111222[1210]	[]	when(Reg0xA4[7]='0') else	
	D. E. H. DRIDEG		(Reg0xA4[4:0]&Reg0xA3[7:0])	
	RegEnUsrDPHDES	[7]	User defined DPHDES[12:0]	0
0xA5	RegDPHDEW[7:0]	[7:0]	Input horizontal DE width	0x
0xA6	RegDPHDEW[12:8]	[4:0]		
011110	RegEnUsrDPHDEW	[7]	User defined DPHDEW[12:0]	0
0xA7	RegDPHFPH[7:0]	[7:0]	Input horizontal front porch	0x
0xA8	RegDPHFPH[12:8]	[4:0]	(Read Only)	O/L
UAHU	RegEnUsrDPHFPH	[7]	User defined DPHFPH[9:0] (Reserved)	0
0xA9	RegDPHSYNCW[7:0]	[7:0]	Input horizontal Sync width	0x
0xAA	RegDPHSYNCW[12:8]	[4:0]	input norizontal Sync width	UA
UAAA	RegEnUsrDPHSYNCW	[7]	User defined DPHSYNCW[12:0]	0
0xAB	RegDPVTotal[7:0]	[7:0]	Input vertical total (top field)	0x
OvAC	RegDPVTotal[11:8]	[3:0]	input vertical total (top field)	UX
0xAC	RegEnUsrDPVTotal	[7]	User defined DPVTotal[11:0]	0
0xAD	RegDPVDES[7:0]	[7:0]	Input vertical DE start (top field)	0x
	•		•	•

	RegDPVDES[11:8]	[3:0]		
0xAE	RegEnUsrDPVDES	[7]	User defined DPVDES[11:0]	0
0xAF	RegDPVDEW[7:0]	[7:0]		
0111 22	RegDPVDEW[11:8]	[3:0]	Input vertical DE height (top field)	0x
0xB0	RegEnUsrDPVDEW	[7]	User defined DPVDEW[11:0]	0
0xB1	RegDPVFPH[7:0]	[7:0]	Input vertical front porch height	
	RegDPVFPH[11:8]	[3:0]	(top field) (Read Only)	0x
0xB2	RegEnUsrDPVFPH	[7]	User defined DPVFPH[11:0] (Reserved)	0
0xB3	RegDPVSYNCW[7:0]	[7:0]		
	RegDPVSYNCW[11:8]	[3:0]	Input vertical Sync height (top field)	0x
0xB4	RegEnUsrDPVSYNCW	[7]	User defined DPVSYNCW[11:0]	0
0xB5	RegEnFieldSwap	[0]	Video Field Swap	0
			0: Disable; 1: Enable	
	RegSyncClock	[1]	Miscellaneous 0 Bit[0]	0
			0: Link and stream clock asynchronous	
			1: Link and stream clock synchronous	
	RegVidStereo	[3:2]	Miscellaneous 1 Bit[2:1]	00
	-		00: No stereo video transported	
			01: Next frame is Right eye	
			10: Reserved	
			11: Next frame is Left eye	
	RegEnUserItrVTotalEven	[4]	User defined DPVTotalEven enable	0
			0: Disable; 1: Enable	
	RegItrVTotalEven	[5]	User defined DPVTotalEven	0
			RegItrVTotalEven <=	
			PxRec_DPVTotalEven	
			when(RegB5[4]='0') else RegB5[5];	
		[6]		0
	RegEnVidParaChgInt	[7]	1: Enable video parameter change	0
			interrupt	
0xB6	RegVBPCompLine[2:0]	[2:0]	Vertical backporch compensation line	000
			000: 1, 001: 2, 010: 4, 011: 8	
			100: 16, 101: 32, 110: Rsvd, 111: Rsvd	
	RegColorClip	[3]	1: clip RGBY to 16~235 and CbCr to	0
			16~240	
		[4]		
	PxVidParaChgSts[9:7]	[7:5]	[7]: HSync Width change	000
			[8]: HDE_Start change	

			[9]: HDE_Width change	
0xB7	PxVidParaChgSts[6:0]	[6:0]	[0]: Vtotal change	0000000
			[1]: VFP change	
			[2]: VSync Width change	
			[3]: VDE_Start change	
			[4]: VDE_Width change	
			[5]: Htotal change	
			[6]: HFP change	
	VidParaChgInt	[7]	Video parameter change interrupt	
			Write '1' to clear this interrupt and also	
			clear PxVidParaChgSts[5:0]	

1.9 Audio Registers

1.9 Audio Regis	ut Control Registers	
0xB8		
0xB9		
0xBA		
0xBB		

0xBC
0xBD
OxBE
0xBF
0xBF
0xBF
OxBF
0xC0
0xC1
0xC2
UAC2
0xC3
PSR Control Register

0xC7	RefAuxFreqCnt[7:0]	[7:0]	AUX Frequency Counter (Read Only)	0x
0xC6	RegAuxFreqNum[7:0]	[7:0]	User Defined AUX Frequency Number	0x0C
	RegAutoPSRMLOff	[7]	Auto PSR main-link off 0: Disable, 1: Enable	1
	RegAutoPSRReTrain	[6]	PSR exit auto retrain 0: Disable, 1: Enable	1
	RegExtraPSRFrame	[5]	PSR entry setup time 0: Frame n+1, 1: Frame n+2	0
0xC5	RegEnPSRAVMute	[4]	Enable PSR AV mute 0: Disable, 1: Enable	0
	RegEnIdlePat2SR	[3]	Enable Idle Pattern end to transmit SR 0: Disable, 1: Enable	0
	RegSetFwPSR	[2]	0: FW PSR inactive, 1: FW PSR active	0
	RegEnFwPSR	[1]	Firmware PSR option 0: use HW PSR, 1: use FW PSR	0
	RegEnPSR	[0]	eDPTX PSR function 0: Disable, 1: Enable	0
	RPSRWakeFailInt	[7]	This interrupt is enabled by RegEnPSR and write '1' to clear	-
			PSR wake fail interrupt	
	RPSRWakeDetInt	[6]	This interrupt is enabled by RegEnPSR and write '1' to clear	-
			PSR wake detect interrupt	
	RESREXIUIII	[5]	This interrupt is enabled by RegEnPSR and write '1' to clear	_
	RPSRExitInt	[5]	PSR exit interrupt This interrupt is analysed by PagEnDSD	
			and write '1' to clear	
0xC4	RPSREnterInt	[4]	This interrupt is enabled by RegEnPSR	_
			before entering PSR active) PSR enter interrupt	
			(Note: FW must ensure RPSRState=0x1	
			[3]: PSR_State 5: PSR exit	
			RFB update	
	LSPSRStatus[3:0]	[3:0]	[2]: PSR_State 3 → PSR active – no	0x-
			active-static frame transmission	
			[0]: PSR_State1 → PSR inactive [1]: PSR_State2 → PSR transition to	
			PSR state (Read Only)	

1.10 Misc. Control Registers

1.10	wise. Collifor Registers			
	RegFilterMax[2:0]	[2:0]	HPD Glitch Filter Timer	101
0xC8	Regimentiax[2.0]	[2.0]	Unit = 0.05ms	101
UXCo	RegHPDTimeOut[4:0]	[7.2]	HPD Event Timer	10100
	Regrip TimeOut[4:0]	[7:3]	Unit = 0.1ms	10100
	Dealiddin OTime Min [2,0]	[2,0]	HPD IRQ Event Minimum Timer	1010
0. 60	RegHPDIRQTimeMin[3:0]	[3:0]	Unit = 0.05ms	1010
0xC9	D THDDIDOE: N. 12.01	[7, 4]	HPD IRQ Event Maximum Timer	1010
	RegHPDIRQTimeMax[3:0]	[7:4]	Unit = 0.1ms	1010
			100/000: No delay between AUX reply	
			and next AUX request command	
			001: 110 us delay between	
			AUX_NACK/AUX_DEFER/I2C_NAC	
			K/I2C_DEFER reply and next AUX	
			request command	
			101: 110 us delay between AUX reply	
			and next AUX request command.	
			010: 180 us delay between	
		[7]&	AUX_NACK/AUX_DEFER/I2C_NAC	"001"
		[1:0]	K/I2C_DEFER reply and next AUX	"001"
	RegAuxDebugSel[7:0]		request command	
			110: 180 us delay between AUX reply	
0xCA			and next AUX request command.	
			011: 240 us delay between	
			AUX_NACK/AUX_DEFER/I2C_NAC	
			K/I2C_DEFER reply and next AUX	
			request command	
			111: 240 us delay between AUX reply	
			and next AUX request command.	
		[2]	when set high, don't care AUX_NACK	0
		[2]	reply to I2C-over-AUX request	0
		[2]	when set high, read EDID without	0
		[3]	address only AUX command.	U
			when set high, I2C read LEN is	
		[4]	remaining read request byte number, not	1
			Reg_I2CRdStep.	

		[5]	when set high, PxVidStable will be low if video input H/V Sync are absent	0
		[6]	when set high, Test Pattern VCnt increase 2 each line in interlaced mode. This bit shall set high	1
	Reg_I2CRdStep[2:0]	[2:0]	AUX to I2C Read Step	000
	Reg_DeferNo[1:0]	[4:3]	AUX Defer Number	00
0xCB	REGAuxMasterOpt	[5]	Internal Aux Request Arbitration Option 0: Gated by REG_MasterSel 1: Not gated by REG_MasterSel	1
		[7:6]		00
0xCC				
0xCD				
		[0]	RegDisMaxPktOpt	0
		[1]	RegDisMinPktOpt1	0
		[2]	RegDisMinPktOpt2	0
0xCE	RegReserved2[7:0]			
		[7]		0
		[0]	RegUsrDrvPre	
		[4]	RegEneDPOpt 0: DP mode, 1: eDP mode	0
0xCF	RegReserved3[7:0]	[5]	RegDisGatHPDIRQ 0: Enable hardware HPD IRQ gating 1: Disable hardware HPD IRQ gating	0
		[6]	RegHPDIRQMaxSel 0: use RegHPDIRQTimeMax[3:0] 1: use RegHPDTimeOut[4:0]	1
		[7]	RegDisGBNum 0: Enable GB, 1: Disable GB	0

1.11 Data Link Layer Registers

		Main L	ink Registers	
0xD0	RegTUNum[5:0]	[5:0]	DisplayPort TU Number divided by 2 0x10: TU = 32 (minimum) 0x20: TU = 64 (maximum)	0x18
	RegGBNum[1:0]	[7:6]	Packet Guard Band Number Unit = 8T	0x0
0xD1	RegVSNumInt[6:0]	[6:0]	User Defined VS Number (Integer) Unit = 1TU	0x
UXD1	RegAutoVSNum	[7]	Auto VS Calculation Mode 0: Disable; 1: Enable	1
0xD2	RegVSNumFrac[7:0]	[7:0]	User Defined VS Number (Fraction) Unit = 1/256TU	0x
	RegEnhFraming	[0]	Enhanced Framing Mode 0: Disable; 1: Enable	0
	RegAutoVidFifoRst	[1]	Auto Video FIFO Reset 0: Disable; 1: Enable	1
0D2	RegEnVidFifoRst	[2]	Video FIFO Reset by Manual 0: Disable; 1: Enable	0
0xD3		[3]		
	RegEnVidMute	[4]	Video Mute 0: Disable; 1: Enable	1
		[7]		
	RegEnEnhVidStmp	[0]		1
	RegEnUsrVidStmp	[1]		0
0xD4				
	RegStmpIntStep[1:0]	[5:4]		00
	RegEnBSSeqGat	[6]		0
		[7]		
0xD5	RegVidTimeStmpN[7:0]	[7:0]		0x00
0xD6	RegVidTimeStmpN[15:8]	[7:0]		0x80
0xD7	RegVidTimeStmpN[23:16]	[7:0]		0x00
0xD8	RegVidTimeStmpM[7:0]	[7:0]		0x
0xD9	RegVidTimeStmpM[15:8]	[7:0]		0x

0xDA	RegVidTimeStmpM[23:16]	[7:0]		0x
0xDB	SysVidStmpCnt[7:0]	[7:0]		0x
0xDC	SysVidStmpCnt[15:8]	[7:0]	(Read Only)	0x
0xDD	SysVidStmpCnt[23:16]	[7:0]		0x
0xDE				
0xDF				
0xE0				
0xE1				
0xE2				
0xE3				
0xE4				
0xE5				
0xE6				
	RegQueueNum[5:0]	[5:0]	User defined queue number	0x10
0xE7		[6]		
	RegAutoQueNum	[7]		1
		Packe	et Registers	
	RegPktAVIInfoEn	[0]	AVI InforFrame Packet	0
			0: Disable; 1: Enable	U
	RegPktMpgInfoEn	[2]	MPEG InforFrame Packet	0
	Kegi kuvipgiiiioEii		0: Disable; 1: Enable	U
0xE8	RegPktGenInfoEn	[3]	General InforFrame Packet	0
	Kegi ktochimolii		0: Disable; 1: Enable	U
	RegEnVidTimeStmp	[4]	Video Time Stamp Packet	0
	rtegzii via rimestinp	L'.J	0: Disable; 1: Enable	
		[7:6]		
	A	VI Info	Frame Packet	
	RegPktAVIInfoS[1:0]	[1:0]		00
	RegPktAVIInfoB[1:0]	[3:2]		00
0xE9	RegPktAVIInfoA	[4]		0
	RegPktAVIInfoY[1:0]	[6:5]		00
		[7]		
	RegPktAVIInfoR[3:0]	[3:0]		1000
0xEA	RegPktAVIInfoM[1:0]	[5:4]		00
	RegPktAVIInfoC[1:0]	[7:6]		00

	RegPktAVIInfoSC[1:0]	[1:0]		00
0xEB	RegPktAVIInfoQ[1:0]	[3:2]		00
	RegPktAVIInfoEC[2:0]	[6:4]		000
	RegPktAVIInfoITC	[7]		0
0xEC	RegPktAVIInfoVIC[6:0]	[6:0]		0x0
UXEC		[7]		
0xED	RegPktAVIInfoPR[3:0]	[3:0]		0x0
UXED		[7:4]		
0xEE	RegPktAVIInfo06PB[7:0]	[7:0]		0x
0xEF	RegPktAVIInfo07PB[7:0]	[7:0]		0x
0xF0	RegPktAVIInfo08PB[7:0]	[7:0]		0x
0xF1	RegPktAVIInfo09PB[7:0]	[7:0]		0x
0xF2	RegPktAVIInfo10PB[7:0]	[7:0]		0x
0xF3	RegPktAVIInfo11PB[7:0]	[7:0]		0x
0xF4	RegPktAVIInfo12PB[7:0]	[7:0]		0x
0xF5	RegPktAVIInfo13PB[7:0]	[7:0]		
0xF6	RegPktAVIInfoSUM[7:0]	[7:0]		
	A	udio Inf	oFrame Packet	
0xF7				
0xF8				
0xF9				
0				
0xFA				
0.1111				
0xFB				
		[3:0]		
0xFB			Video Time Stamp offset	
	RegVidMOffset[2:0]	[3:0]	[1:0]: offset value, 0 ~ 3	000
0xFB	RegVidMOffset[2:0]	[6:4]	±	000
0xFB		[6:4] [7]	[1:0]: offset value, 0 ~ 3 [2]: offset polarity, 0: +, 1: -	000
0xFB		[6:4] [7]	[1:0]: offset value, 0 ~ 3	000 0xD8
0xFB 0xFC	M	[6:4] [7] IPI I2C 9	[1:0]: offset value, 0 ~ 3 [2]: offset polarity, 0: +, 1: - Slave port setting [0]: MIPIRX I2C enable	

	RegMISCDrv[1:0]	[6:5]	MISC I/O driving strength	00
	RegCMDSMT	[7]	PCSCL/PCSDA Schmitt trigger option	0
0xFF	Pass Word	[7:0]		

2. DPTX Registers in Bank 1

MPEG InfoFrame Packet				
0x130	RegPktMpgInfo01PB[7:0]	[7:0]	0x	
0x131	RegPktMpgInfo02PB[7:0]	[7:0]	0x	
0x132	RegPktMpgInfo03PB[7:0]	[7:0]	0x	
0x133	RegPktMpgInfo04PB[7:0]	[7:0]	0x	
	RegPktMpgInfoMF[1:0]	[1:0]	00	
0x134		[3:2]		
	RegPktMpgInfoFR	[4]	-	
0x135	RegPktMpgInfoSUM[7:0]	[7:0]	0x	
	Ge	neral In	foFrame Packet	
0x136	RegPktGenType[6:0]	[6:0]	0x	
UX130		[7]	-	
0x137	RegPktGen01PB[7:0]	[7:0]	0x	
0x138	RegPktGen02PB[7:0]	[7:0]	0x	
0x139	RegPktGen03PB[7:0]	[7:0]	0x	
0x13A	RegPktGen04PB[7:0]	[7:0]	0x	
0x13B	RegPktGen05PB[7:0]	[7:0]	0x	
0x13C	RegPktGen06PB[7:0]	[7:0]	0x	
0x13D	RegPktGen07PB[7:0]	[7:0]	0x	
0x13E	RegPktGen08PB[7:0]	[7:0]	0x	
0x13F	RegPktGen09PB[7:0]	[7:0]	0x	
0x140	RegPktGen10PB[7:0]	[7:0]	0x	

0x141	RegPktGen11PB[7:0]	[7:0]		0x
0x142	RegPktGen12PB[7:0]	[7:0]		0x
0x143	RegPktGen13PB[7:0]	[7:0]		0x
0x144	RegPktGen14PB[7:0]	[7:0]		0x
0x145	RegPktGen15PB[7:0]	[7:0]		0x
0x146	RegPktGen16PB[7:0]	[7:0]		0x
0x147	RegPktGen17PB[7:0]	[7:0]		0x
0x148	RegPktGen18PB[7:0]	[7:0]		0x
0x149	RegPktGen19PB[7:0]	[7:0]		0x
0x14A	RegPktGen20PB[7:0]	[7:0]		0x
0x14B	RegPktGen21PB[7:0]	[7:0]		0x
0x14C	RegPktGen22PB[7:0]	[7:0]		0x
0x14D	RegPktGen23PB[7:0]	[7:0]		0x
0x14E	RegPktGen24PB[7:0]	[7:0]		0x
0x14F	RegPktGen25PB[7:0]	[7:0]		0x
0x150	RegPktGen26PB[7:0]	[7:0]		0x
0x151	RegPktGen27PB[7:0]	[7:0]		0x
0x152	RegPktGen28PB[7:0]	[7:0]		0x
		PSR V	VSC Packet	
0x153	RegPktPSRVSC00PB[7:0]	[7:0]		0x00
0x154				
0x155				
0x156				
0x157				
0x158				
0x159				
0x15A				
0x15B				
0x15C				
0x15D				
0x15E				
	RPSRWakeDone	[0]	FW PSR wakeup done (Write '1' to trigger 1T pulse)	-
0x15F	RPSRWakeBusy	[1]	HW PSR wakeup busy (Read Only)	-
0.160	EM	LEM C	ontrol Registers	
0x160				

0.161				
0x161				
0x162				
0x163				
0x164				
0x165				
0x166				
0x167				
	Hardwa	re HPD II	RQ Read Back Register	
0x168	RDPCD_Reg200h	[7:0]	DPCD200H Value (Read Only)	0x
0x169	RDPCD_Reg201h	[7:0]	DPCD201H Value (Read Only)	0x
0x16A	RDPCD_Reg202h	[7:0]	DPCD202H Value (Read Only)	0x
0x16B	RDPCD_Reg203h	[7:0]	DPCD203H Value (Read Only)	0x
0x16C	RDPCD_Reg204h	[7:0]	DPCD204H Value (Read Only)	0x
0x16D	RDPCD_Reg205h	[7:0]	DPCD205H Value (Read Only)	0x
0x16E				
0x16F				
	AFF	E DRV/PF	RE Setting Register	
0.450	B B 01B400 W	17. 01	[2:0]: Predriver current of main path, PS	0.40
0x170	RegDrv0dB400mV	[7:0]	[7:3]: Driver current of main path, S	0x40
			[2:0]: Predriver current of de-emphasis	
0 1-1	B B 01B400 II	57.03	path, PT	
0x171	RegPre0dB400mV	[7:0]	[7:3]: Driver current of de-emphasis	0x00
			path, T	
			[2:0]: Predriver current of main path, PS	
0x172	RegDrv3p5dB400mV	[7:0]	[7:3]: Driver current of main path, S	0x50
			[2:0]: Predriver current of de-emphasis	
			path, PT	
0x173	RegPre3p5dB400mV	[7:0]	[7:3]: Driver current of de-emphasis	0x21
			path, T	
			[2:0]: Predriver current of main path, PS	
0x174	RegDrv6dB400mV	[7:0]	[7:3]: Driver current of main path, S	0x62
			[2:0]: Predriver current of de-emphasis	
0x175	RegPre6dB400mV	[7:0]	path, PT	0x41
			puii, i i	

			[7:3]: Driver current of de-emphasis	
			path, T	
0x176	RegDrv9p5dB400mV	[7:0]	[2:0]: Predriver current of main path, PS	0x85
			[7:3]: Driver current of main path, S	
	RegPre9p5dB400mV		[2:0]: Predriver current of de-emphasis	
0x177		[7:0]	path, PT	0x85
OXIII	Regi tespoub toom v	[7.0]	[7:3]: Driver current of de-emphasis	OXO3
			path, T	
0x178	RegDrv0dB600mV	[7:0]	[2:0]: Predriver current of main path, PS	0x61
UX176	Regulvoudoooliiv	[7.0]	[7:3]: Driver current of main path, S	UXUI
			[2:0]: Predriver current of de-emphasis	
0170	Des Due Od D COO. V	[7, 0]	path, PT	0-00
0x179	RegPre0dB600mV	[7:0]	[7:3]: Driver current of de-emphasis	0x00
			path, T	
0.15.	D D 0 515 500 11	F F 03	[2:0]: Predriver current of main path, PS	0.50
0x17A	RegDrv3p5dB600mV	[7:0]	[7:3]: Driver current of main path, S	0x7C
			[2:0]: Predriver current of de-emphasis	
	RegPre3p5dB600mV		path, PT	0x34
0x17B		[7:0]	[7:3]: Driver current of de-emphasis	
			path, T	
	RegDrv6dB600mV		[2:0]: Predriver current of main path, PS	0x96
0x17C		[7:0]	[7:3]: Driver current of main path, S	
			[2:0]: Predriver current of de-emphasis	
			path, PT	
0x17D	RegPre6dB600mV	[7:0]	[7:3]: Driver current of de-emphasis	0x6D
			path, T	
			[2:0]: Predriver current of main path, PS	
0x17E	RegDrv0dB800mV	[7:0]	[7:3]: Driver current of main path, S	0x82
			[2:0]: Predriver current of de-emphasis	
			path, PT	
0x17F	RegPre0dB800mV	[7:0]	[7:3]: Driver current of de-emphasis	0x00
			path, T	
			[2:0]: Predriver current of main path, PS	
0x180	RegDrv3p5dB800mV	[7:0]	[7:3]: Driver current of main path, S	0xA6
			[2:0]: Predriver current of de-emphasis	
			path, PT	
0x181	RegPre3p5dB800mV	[7:0]		0x45
			[7:3]: Driver current of de-emphasis	
			path, T	

			[2.0]. Dradrivar augment of main noth DC	
0x182	RegDrv0dB1200mV	[7:0]	[2:0]: Predriver current of main path, PS [7:3]: Driver current of main path, S	0xC6
0x183	RegPre0dB1200mV	[7:0]	[2:0]: Predriver current of de-emphasis path, PT [7:3]: Driver current of de-emphasis path, T	0x07
0x184	Reg_DRV_LNPLOW[3:0]	[3:0]	Backup pull-low signals for predrivers of LN3~0	0000
		[7:4]		
0x185				
0x186				
0x187				
	9	SSC Cor	ntrol Registers	
0x188	Reg_SDMMax[7:0]	[7:0]	SSC Control	0xD2
	Reg_SDMMax[13:8]	[5:0]	SSC Control	0x21
0x189		[6]		
		[7]		
0x18A	Reg_SDMInc[6:0]	[6:0]	SSC Control	0x4E
UXIOA		[7]		
0x18C				
0x18D				
0x18E				
0x18F				
		AUX De	ebug Function	
	RegAuxDebug	[0]	AUX Debug Function 0: Disable, 1: Enable	0
0~100	RegAuxDebugDone	[1]	AUX Debug Done Write '1' to set this signal to High and it is reset by RAUXDbgIntTrg	0
0x190		[2]		
		[3]		
	RAuxDebugTrg	[4]	AUX Debug Trigger (Read Only) 0: No Aux event, 1: New Aux event	0x-
		[7:5]	,	
	AXT_ByteOutNoRec	[3:0]	AuxTx output byte number (Read Only)	0x-
0x191	AXR_ByteInNoRec	[7:4]	AuxRx input byte number (Read Only)	0x-
0x192	AXT_TxByte0LH	[7:0]	AuxTx output byte 0 (Read Only)	0x

0x193	AXT_TxByte1LH	[7:0]	AuxTx output byte 1 (Read Only)	0x
0x194	AXT_TxByte2LH	[7:0]	AuxTx output byte 2 (Read Only)	0x
0x195	AXT_TxByte3LH	[7:0]	AuxTx output byte 3 (Read Only)	0x
0x196	AXT_TxByte4LH	[7:0]	AuxTx output byte 4 (Read Only)	0x
0x197	AXT_TxByte5LH	[7:0]	AuxTx output byte 5 (Read Only)	0x
0x198	AXT_TxByte6LH	[7:0]	AuxTx output byte 6 (Read Only)	0x
0x199	AXT_TxByte7LH	[7:0]	AuxTx output byte 7 (Read Only)	0x
0x19A	AXR_ByteIn0LH	[7:0]	AuxRx intput byte 0 (Read Only)	0x
0x19B	AXR_ByteIn1LH	[7:0]	AuxRx intput byte 1 (Read Only)	0x
0x19C	AXR_ByteIn2LH	[7:0]	AuxRx intput byte 2 (Read Only)	0x
0x19D	AXR_ByteIn3LH	[7:0]	AuxRx intput byte 3 (Read Only)	0x
0x19E	AXR_ByteIn4LH	[7:0]	AuxRx intput byte 4 (Read Only)	0x
0x19F	AXR_ByteIn5LH	[7:0]	AuxRx intput byte 5 (Read Only)	0x
0x1A0	AXR_ByteIn6LH	[7:0]	AuxRx intput byte 6 (Read Only)	0x
0x1A1	AXR_ByteIn7LH	[7:0]	AuxRx intput byte 7 (Read Only)	0x
0x1A2	AXR_ByteIn8LH	[7:0]	AuxRx intput byte 8 (Read Only)	0x
0x1A3				
0x1A4				
0x1A5				
0x1A6				
0x1A7				

3. MIPIRX Registers

2.1 General Control Registers

Offset	Register Name	Bit	Definition	Default
	C	hip Infor	mation Registers	
0x00	Vendor ID[7:0]	[7:0]	Vendor ID Low Byte (Read Only)	0x54
0x01	Vendor ID[15:8]	[7:0]	Vendor ID High Byte (Read Only)	0x49
0x02	Device ID[7:0]	[7:0]	Device ID Low Byte (Read Only)	0x51
0x03	Device ID[15:8]	[7:0]	Device ID High Byte (Read Only)	0x61
004	Sub-Revision ID[3:0]	[3:0]	Sub-Revision ID (Read Only)	0x0
0x04	Major-Revision ID[3:0]	[7:4]	Major-Revision ID (Read Only)	0xA
		Software	Reset Registers	
	RegSoftORst	[0]	Software OCLK clock domain reset	1
	RegSoftMRst	[1]	Software MCLK clock domain reset	1
	RefSoftBRst	[2]	Software BCLK clock domain reset	1
005	RefSoftNRst	[3]	Software NCLK clock domain rest	1
0x05	RegMPSoftPRst	[4]	MP Software PCLK clock domain reset	1
	RegDPSoftPRst	[5]	DP Software PCLK clock domain reset	1
		[6]		0
		[7]		0
	Interr	upt Statu	s and Clear Registers	
	DDDCMV/dCthChaInt	[0]	PPS MVidStb change interrupt	
	RPPSMVidStbChgInt	[0]	Write '1' to clear this interrupt	_
	RPPSMHSyncErrInt	F11	PPS MHSync error interrupt	
	KFFSWITISYICEITIII	[1]	Write '1' to clear this interrupt	_
	RPPSMHDEErrInt	[2]	PPS MHDE error interrupt	
	KITSWITDEETIIII	[2]	Write '1' to clear this interrupt	_
	RPPSMVSyncErrInt	[3]	PPS MVSync error interrupt	
0x06	Kirswivsyncemin	[2]	Write '1' to clear this interrupt	
UXUU	RPPSPVidStbChgInt	[4]	PPS PVidStb change interrupt	
	KIT SI VIUSTOCIIŞIII	ניין	Write '1' to clear this interrupt	
	RPPSPHSyncErrInt	[5]	PPS PHSync error interrupt	
	Kit Si iiSyncEiinit	[2]	Write '1' to clear this interrupt	
	RPPSPHDEErrInt	[6]	PPS PHDE error interrupt	_
	TO THE PROPERTY OF THE PROPERT	[0]	Write '1' to clear this interrupt	
	RPPSMVDEErrInt	[7]	PPS MVDE error interrupt	_
	RPPSMVDEErrint	[/]	Write '1' to clear this interrupt	

	RPPSRxPSRChgInt	507	PPS RxPSR change interrupt	
	RPPSRxPSRChgInt	[0]	Write '1' to clear this interrupt	-
	DDDGDD , E I ,	F13	PPS data byte error interrupt	
	RPPSDByteErrInt	[1]	Write '1' to clear this interrupt	-
	DEECWDD: CLass	[2]	FIFO C W/R different interrupt	
	RFFCWRDiffInt	[2]	Write '1' to clear this interrupt	-
	RUFODecNumDiffInt	[2]	UFO decode number different interrupt	
0x07	KUFODECNUIIDIIIIII	[3]	Write '1' to clear this interrupt	-
UXU7	DEEAW/DDiffInt	[4]	FIFO A W/R different interrupt	
	KITAWKDIIIII	[4]	Write '1' to clear this interrupt	_
	RFFAWRDiffInt RUFOBufCFlwInt RUFOBufAFlwInt RUFOBufBFlwInt RECC1bErrInt RECC2bErrInt RLMFIFOErrInt RCRCErrInt	[5]	FIFO C over/under-flow interrupt	
	KOTOButertwint		Write '1' to clear this interrupt	
	RUEORuf A FlavInt	[6]	FIFO A over/under-flow interrupt	
	KOTOBulAriwiit	[O]	Write '1' to clear this interrupt	
	RIJEORufRElwInt	[7]	FIFO B over/under-flow interrupt	
	KOI OBUIDI IWIIIt	[/]	Write '1' to clear this interrupt	
	RECC1bErrInt	[0]	ECC 1b error interrupt	_
			Write '1' to clear this interrupt	
	RECC2bErrInt	[1]	ECC 2b error interrupt	_
			Write '1' to clear this interrupt	
	RLMFIFOErrInt	[2]	LM FIFO error interrupt	_
		[2]	Write '1' to clear this interrupt	
	RCRCErrInt	[3]	CRC error interrupt	_
0x08		[0]	Write '1' to clear this interrupt	
	RMCLKOffInt	[4]	MCLK off interrupt	_
		[.,]	Write '1' to clear this interrupt	
	RPPIFifoOvWrInt	[5]	PPI fifo over-write interrupt	_
			Write '1' to clear this interrupt	
	RTimerInt	[6]	User timer interrupt	_
			Write '1' to clear this interrupt	
	_	[7]		
		T	Mask Registers	
	REnPPSMVidStbChgInt	[0]		0
	REnPPSMHSyncErrInt	[1]		0
0x09	REnPPSMHDEErrInt	[2]	'0': Disable interrupt event	0
	REnPPSMVSyncErrInt	[3]	'1': Enable interrupt event	0
	REnPPSPVidStbChgInt	[4]		0
	REnPPSPHSyncErrInt	[5]		0

	REnPPSPHDEErrInt	[6]		0
	REnPPSMVDEErrInt	[7]		0
	REnPPSRxPSRChgInt	[0]		0
	REnPPSDByteErrInt	[1]		0
	REnFFCWRDiffInt	[2]		0
	REnUFODecNumDiffInt	[3]		0
0x0A	REnFFAWRDiffInt			0
	REnUFOBufCFlwInt	[4]		0
		[5]		
	REnUFOBufAFlwInt	[6]		0
	REnUFOBufBFlwInt	[7]		0
	REnECC1bErrInt	[0]		0
	REnECC2bErrInt	[1]		0
	REnLMFIFOErrInt	[2]		0
0x0B	REnCRCErrInt	[3]		0
	REnMCLKOffInt	[4]		0
	REnPPIFifoOvWrInt	[5]		0
	REnTimerInt	[6]		0
		[7]		0
	Syster	n Confi	guration Registers	_
	RegEnUFO	[0]	1: Enable UFO function	1
	RegEnExtPSR	[1]	1: select external PSR input signal	0
		[2]		
		[3]		
0x0C	RegLaneNum[1:0]	[5:4]	00: 1-Lane, 01: 2-Lane, 10: 3-Lane, 11:	11
OXOC	RegLanervani[1.0]	[3.4]	4-Lane	11
	RegEnPNSwap	[6]	MIPIRX DP/DN swap	0
	Regelli Nowap	[U]	0: Disable, 1: Enable	U
	RegEnLaneSwap	[7]	MIPIRX lane swap	0
	Regullaneswap	[7]	0: Disable, 1: Enable	U
	Sy	stem S	tatus Registers	
			MIPIRX Interrupt Status (Read Only)	
	RINTStatus	[0]	0: No interrupt event	-
0x0D			1: Interrupt is active	
		[1]		
		[2]		
	I .	1	1	

			MCLK off status (Read Only)	
	RMCLKOffSts	[3]	0: Detect MCLK on	-
			1: Detect MCLK off	
	RMVidStbSts	[4]	MVidStb status (Read Only)	_
	KWIVIUSUSIS	[4]	0: unstable, 1: stable	-
	RPVidStbSts	[5]	PVidStb status (Read Only)	
	KI VIGSUSIS		0: unstable, 1: stable	
	RxPSR	[6]	Current RxPSR status (Read Only)	-
		[7]		
		[0]		
		[1]		
		[2]		
0x0E		[3]		
OXOL		[4]		
		[5]		
		[6]		
		[7]		
	Sy	ystem D	ebug Registers	
		[0]		
		[1]		
0x0F		[2]		
UAUI		[3]		
		[4]		
		[7:5]		

2.2 CLKBUF Control Registers

	RegGateOCLK	[0]	'1': Power down OCLK	0
	RegGateMCLK	[1]	'1': Power down MCLK	0
	RegGateNCLK	[2]	'1': Power down NCLK	0
0x10	RegGateBCLK	[3]	'1': Power down BCLK	0
UXIU	RegGatePCLK	[4]	'1': Power down PCLK	0
		[5]		
		[6]		
		[7]		
0x11	RegInvMCLK	[0]	'1': Inverse MCLK	1
	RegMuxMtoN	[1]	'1': NCLK/BCLK = MCLK	0
		[2]		

		[3]		
		[4]		
		[5]		
		[6]		
		[7]		
	RegEnPSR2PwdMP	[0]	PSR to power-down MIPI RX 0: Disable, 1: Enable	0
	RegEnPSR2RstMP	[1]	PSR to reset MIPI RX 0: Disable, 1: Enable	0
0x12				
0x13				
0x14				
0x15				
0x16	RMCLKCnt[7:0]	[7:0]	(D 1 O - 1 -)	0
	RMCLKCnt[11:8]	[3:0]	(Read Only)	0x
0x17	RegPreDivSel[2:0]	[6:4]	Extra MCLK division counter	000
	RegEnMCLKCnt	[7]		0

2.3 PHY-Protocol Interface Registers

	RegHSSetNum[2:0]	[2:0]	HS settle number	100
0.10		[3]		
0x18	RegSkipStg[2:0]	[6:4]	HS trailing skip stage	011
		[7]		
	RegEnDeSkew	[0]	'1': Enable multi-lane deskew	0
	RegEnContCK	[1]	'1': Force continuous clock mode	0
0x19		[2]		
UX19		[3]		
	RegPPIDbgSel[2:0]	[6:4]	PPI debug selection	000
		[7]		
0x1A				
0x1B				
0x1C				
0x1D				

0x1E		
0x1F		

2.4 Lane Merge & Packet Decoder Registers

	RegIgnrNull	[0]	'1': Ignore Null packet	1
	RegIgnrBlk	[1]	'1': Ignore Blank packet	1
020	RegEnDummyECC	[2]	'1': Enable dummy ECC error	0
0x20		[3]		
	RegSelLMDbg[2:0]	[6:4]	LM debug selection	000
		[7]		
0x21				
0x22				
0x23				
0x24				
0x25				
026	RegSelLMDbg[2:0]	[2:0]	LM debug selection	000
0x26				
027	RegVCNum[1:0]	[7:6]	Virtual channel number	00
0x27	RegVidType[5:0]	[5:0]	Packed Pixel Stream data type	0x3E

2.5 UFO Registers

	Reg_VLC_En	[0]	'1': Enable VLC mode	0
0x28		[5:1]		
	Reg_Block_Cnt[9:8]	[7:6]	UFO block number	01
0x29	Reg_Block_Cnt[7:0]	[7:0]	OPO block humber	0xFF
0x2A	Reg_UFO_cfg[7:0]	[7:0]		0x05
0x2B	Reg_UFO_cfg[15:8]	[7:0]	UFO configuration	0x00
0x2C	Reg_UFO_cfg[23:16]	[7:0]	[31:16]: Reserved	0x00
0x2D	Reg_UFO_cfg[31:24]	[7:0]		0x00
0x2E	RegHDEDelay[6:0]	[6:0]	UFO HDE delay number	0x34
UXZE	RegUFOFifoRst	[7]	1: UFO FIFO reset	0
	RegEnUFOReSync	[0]	1: Enable UFO re-sync	0
	RegDisUFOAutoRst	[1]	1: Disable UFO FIFO auto-reset	0
0x2F		[3:2]		
	RegUFODbgSel[2:0]	[6:4]	UFO debug selection	000
		[7]		

2.6 Packed Pixel Stream and Timing Generator Registers

0x30	RegMipi_HSS[7:0]	[7:0]	RegMipi_HSS <= PRec_HSS	0x
	RegMipi_HSS[11:8]	[3:0]	when(Reg0x31[7]='0') else	0x-
0 v 2 1	Regimpi_nss[11.6]	[3.0]	(Reg0x31[3:0]&Reg0x30[7:0])	UX-
0x31		[6:4]		
	RegEnUsrHSS	[7]	User defined Mipi_HSS[11:0]	0
0x32	RegMipi_HSE[7:0]	[7:0]	RegMipi_HSE <= PRec_HSE	0x
	RegMipi_HSE[11:8]	[3:0]	when(Reg0x33[7]='0') else	0x-
0x33	Regimpi_H3E[11.0]	[3.0]	(Reg0x33[3:0]&Reg0x32[7:0])	UA-
UXSS		[6:4]		
	RegEnUsrHSE	[7]	User defined Mipi_HSE[11:0]	0
0x34	RegMipi_HDES[7:0]	[7:0]	RegMipi_HDES <= PRec_HDES	0x
	RegMipi_HDES[11:8]	[3:0]	when(Reg0x35[7]='0') else	0x-
0x35	Regimpi_HDES[11.0]	[5.0]	(Reg0x35[3:0]&Reg0x34[7:0])	UX-
UASS		[6:4]		
	RegEnUsrHDES	[7]	User defined Mipi_HDES[11:0]	0
0x36	RegMipi_HDEE[7:0]	[7:0]	RegMipi_HDEE <= PRec_HDEE	0x
	RegMipi_HDEE[11:8]	[3:0]	when(Reg0x37[7]='0') else	0x-
0x37	Regimpi_HDEL[11.0]	[5.0]	(Reg0x37[3:0]&Reg0x36[7:0])	UX-
OAST		[6:4]		
	RegEnUsrHDEE	[7]	User defined Mipi_HDEE[11:0]	0
0x38	RegMipi_HTotal[7:0]	[7:0]	RegMipi_HTotal <= PRec_HTotal	0x
	RegMipi_HTotal[11:8]	[3:0]	when(Reg0x39[7]='0') else	0x-
0x39	Regimpi_IIIotai[II.0]	[5.0]	(Reg0x39[3:0]&Reg0x38[7:0])	UA-
UAST		[6:4]		
	RegEnUsrHTotal	[7]	User defined Mipi_HTotal[11:0]	0
0x3A	RegMipi_VSS[7:0]	[7:0]	RegMipi_VSS <= PRec_VSS	0x
	RegMipi_VSS[11:8]	[3:0]	when(Reg0x3B[7]='0') else	0x-
0x3B	Regimpi_voo[11.0]	[3.0]	(Reg0x3B[3:0]&Reg0x3A[7:0])	OA.
OASB		[6:4]		
	RegEnUsrVSS	[7]	User defined Mipi_VSS[11:0]	0
0x3C	RegMipi_VSE[7:0]	[7:0]	RegMipi_VSE <= PRec_VSE	0x
	RegMipi_VSE[11:8]	[3:0]	when $(Reg0x3D[7]='0')$ else	0x-
0x3D	105mpi_10D[11.0]	[5.0]	(Reg0x3D[3:0]&Reg0x3C[7:0])	UA.
UNJD		[6:4]		
	RegEnUsrVSE	[7]	User defined Mipi_VSE[11:0]	0
0x3E	RegMipi_VDES[7:0]	[7:0]	RegMipi_VDES <= PRec_VDES	0x

	RegMipi_VDES[11:8]	[3:0]	when(Reg0x3F[7]='0') else (Reg0x3F[3:0]&Reg0x3E[7:0])	0x-
0x3F		[6:4]		
	RegEnUsrVDES	[7]	User defined Mipi_VDES[11:0]	0
0x40	RegMipi_VDEE[7:0]	[7:0]	RegMipi_VDEE <= PRec_VDEE	0x
041	RegMipi_VDEE[11:8]	[3:0]	when(Reg0x41[7]='0') else (Reg0x41[3:0]&Reg0x40[7:0])	0x-
0x41		[6:4]		
	RegEnUsrVDEE	[7]	User defined Mipi_VDEE[11:0]	0
0x42	RegMipi_VTotal[7:0]	[7:0]	RegMipi_VTotal <= PRec_VTotal	0x
0.42	RegMipi_VTotal[11:8]	[3:0]	when(Reg0x43[7]='0') else (Reg0x43[3:0]&Reg0x42[7:0])	0x-
0x43		[6:4]		
	RegEnUsrVTotal	[7]	User defined Mipi_VTotal[11:0]	0
0x44				
0x45				
0x46				
0x47				
0x48				
0x49				
0x4A				
0x4B				
0x4C				
0x4D				
	RegMipi_HSPol	[0]	0: active low, 1: active high	0
	RegMipi_VSPol	[1]	0: active low, 1: active high	0
	RegHReSyncEn	[2]	1: Enable H timing re-sync	0
	RegVReSyncEn	[3]	1: Enable V timing re-sync	0
0x4E	RegForceMCLKOn	[4]	Normal operation Force MCLK on	0
		[5]		
		[6]		
	RegForcePPSStb	[7]	0: Normal operation 1: Force PPS stable	0
	RegWPtrSt[3:0]	[3:0]	PPS write start point	0110
0x4F	RegDBGPPSSel[2:0]	[6:4]	PPS debug selection	000
	2	[7]	5	

0x50	MRec_HSS[7:0]	[7:0]		0x
	MRec_HSS[11:8]	[3:0]	(Read Only)	0x-
0x51		[7:4]		0
0x52	MRec_HSE[7:0]	[7:0]		0x
	MRec_HSE[11:8]	[3:0]	(Read Only)	0x-
0x53		[7:4]		0
0x54	MRec_HDES[7:0]	[7:0]	(D. 10.1)	0x
0.55	MRec_HDES[11:8]	[3:0]	(Read Only)	0x-
0x55		[7:4]		0
0x56	MRec_HDEE[7:0]	[7:0]	(D. 10.1)	0x
0.57	MRec_HDEE[11:8]	[3:0]	(Read Only)	0x-
0x57		[7:4]		0
0x58	MRec_HTotal[7:0]	[7:0]	(D 1 O - 1 -)	0x
050	MRec_HTotal[11:8]	[3:0]	(Read Only)	0x-
0x59		[7:4]		0
0x5A	MRec_VSS[7:0]	[7:0]	(D. 10.1)	0x
0. FD	MRec_VSS[11:8]	[3:0]	(Read Only)	0x-
0x5B		[7:4]		0
0x5C	MRec_VSE[7:0]	[7:0]	(Dood Only)	0x
05D	MRec_VSE[11:8]	[3:0]	(Read Only)	0x-
0x5D		[7:4]		0
0x5E	MRec_VDES[7:0]	[7:0]	(Bood Only)	0x
0x5F	MRec_VDES[11:8]	[3:0]	(Read Only)	0x-
UXJF		[7:4]		0
0x60	MRec_VDEE[7:0]	[7:0]	(Read Only)	0x
0x61	MRec_VDEE[11:8]	[3:0]	(Read Offly)	0x-
UXUI		[7:4]		0
0x62	MRec_VTotal[7:0]	[7:0]	(Read Only)	0x
0x63	MRec_VTotal[11:8]	[3:0]	(Read Offiy)	0x-
UXUS		[7:4]		0
0x64				
0x65				
0x66				
0x67				
0x68				
0x69				
0x6A				

0x6B				
0x6C				
0x6D				
0x6E	PRec_HDEW[7:0]	[7:0]	(Read Only)	0x
0x6F	PRec_HDEW[11:8]	[3:0]	(Read Only)	0x-
UXOF		[7:4]		
	RegMShift[2:0]	[2:0]	Allowable MCLK horizontal shift value	000
	RegEnMAvg	[3]	MCLK horizontal average	1
0x70	RegeniviAvg	[5]	0: Disable, 1: Enable	
	RegPShift[2:0]	[6:4]	Allowable PCLK horizontal shift value	011
		[7]		
0x71				
~				
0x7D				
0x7E	PFFBWStgNum[7:0]	[7:0]	(Read Only)	0x
	PFFBWStgNum[9:8]	[1:0]	(Read Only)	UA
	BUFOBufCOFlw	[2]	FIFO C over-flow (Read Only)	-
	BUFOBufCUFlw	[3]	FIFO C under-flow (Read Only)	-
0x7F	PUFOBufAOFlw	[4]	FIFO A over-flow (Read Only)	-
	PUFOBufAUFlw	[5]	FIFO A under-flow (Read Only)	-
	PUFOBufBOFlw	[6]	FIFO B over-flow (Read Only)	_
	PUFOBufBUFlw	[7]	FIFO B under-flow (Read Only)	-

2.7 AFE Registers

	RegHSDivN[4:0]	[4:0]	PCLK HSCLK divided by N	00011
0x80	RegHSMul2	[5]	PCLK HSCLK multiplied by 2	1
UXOU		[6]		
	RegRstDivN	[7]	1: Reset HSDivN	0
	REGLSVHSEL[1:0]	[1:0]	Select high reference voltage of LS receiver (TT) 00: 0.85v; 01: 0.90v	01
0x81			10: 0.95v ; 11: 1.00v	
	REGLSVLSEL[1:0]	[3:2]	Select low reference voltage of LS receiver (TT) 00: 0.40v; 01: 0.45v 10: 0.50v; 11: 0.55v	01

REGHSRS[1:0]				TIG TO 110 D		
REGHSRS[1:0] [5:4] 01: middle 00: strong		REGHSRS[1:0]	[5:4]	_		
REGRCKD4P[1:0]					11	
REGRCKD4P[1:0]						
REGRCKD4P[1:0]						
REGRCKD4P[1:0] 17:6 The timing value is the same as REGHSCP. Clock delay options of the 4 lanes. (TT) [7:6]: lane3; [5:4]: lane2 (3:2]: lane1 [1:0]: lane0 (0:140ps; 01: 240ps 10: 340ps; 11: 440ps (0:140ps; 01: 240ps 10: 340ps; 11: 440ps (0:140ps; 01: 240ps 10: 340ps; 11: 440ps (0:140ps; 01: 240ps (0:14						
The timing value is the same as REGHSCP.		REGRCKD4P[1:0]	[7:6]		00	
0x82 REGHSCP[7:0] [7:0] [3:2]: lane1 [1:0]: lane0 (00: 140ps; 01: 240ps (10: 340ps; 11: 440ps)) 0x80 0x83 REGHSDP[7:0] [7:0] Data delay options of the 4 lanes. (TO) (1: 340ps; 11: 440ps) 0x80 0x84 REGHSDP[7:0] [7:0] The timing value is the same as REGHSCP. (The timing value of all of the channels (TO) (000: smallest current (0000: 116 ohm; 001: 112ohm (010: 108 ohm; 011: 104ohm (010: 108 ohm; 011: 104ohm (100: 100 ohm; 101: 97 ohm (110: 93 ohm; 111: 90 ohm (100: 93 ohm; 111: 90 ohm (100: 100 ohm; 101: 97 ohm (110: 93 ohm; 111: 90 ohm (100: 100 ohm; 101: 97 ohm (10						
REGHSCP[7:0] [7:6]: lane3; [5:4]: lane2 0x00 0x00 00: 140ps; 01: 240ps 10: 340ps; 11: 440ps 0x00 0x00 0x00 10: 340ps; 11: 440ps 0x00						
0x82 REGHSCP[7:0] [7:0] [3:2]: lane1 [1:0]: lane0				Clock delay options of the 4 lanes. (TT)		
0x83 REGHSDP[7:0] [7:0] Data delay options of the 4 lanes. 0x00 REGHSDP[7:0] [7:0] The timing value is the same as REGHSCP. 0x00 REGHSAMP[3:0] [3:0] 1111: largest current [3:2] [1:0] 1111 REGHSAMP[3:0] [6:4] Select Termination value of all of the channels(TT) 100 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 1 0x85 [7] HS EQ amplifier C 1 0x86 [7] HS EQ amplifier C 1 0x87 [7] HS EQ amplifier C 1 0x88 [7] [7] The timing value is the same as REGHSCP. 1 1000: 112 ohm value of all of the channels(TT) 1 1 1 100: 108 ohm; 001: 112 ohm 1 1 1 1 1 0x85 [7] HS EQ amplifier C 1<				[7:6]: lane3; [5:4]: lane2		
Name	0x82	REGHSCP[7:0]	[7:0]	[3:2]: lane1 [1:0]: lane0	0x00	
0x83 REGHSDP[7:0] [7:0] Data delay options of the 4 lanes. The timing value is the same as REGHSCP. 0x00 x REGHSDP[7:0] [3:0] HS amplifier stage current [3:2] [1:0] 1111 1111: largest current 1111: largest current 1111 0000: smallest current 1111 Select Termination value of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 100: 100 ohm; 101: 97 ohm 0x85 [7] HS EQ amplifier C 1 0x86 [7] HS EQ amplifier C 1 0x87 [7] [7] Use an experimental contents of the channels (TT) [7] 0x88 [7] [7] HS EQ amplifier C 1 0x89 [7] [7] HS EQ amplifier C 1 0x89 [7] <td></td> <td></td> <td></td> <td>00: 140ps; 01: 240ps</td> <td></td>				00: 140ps; 01: 240ps		
0x83 REGHSDP[7:0] [7:0] The timing value is the same as REGHSCP. 0x00 x REGHSCP. HS amplifier stage current [3:2] [1:0] 1111: largest current 0000: smallest current 1111. x REGHSAMP[3:0] [6:4] Select Termination value of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 100 x REGHSCS [7] HS EQ amplifier C 1 x Image: current ook of all of the channels(TT) 000: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 1 x Image: current ook of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 1 x Image: current ook of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 1 x Image: current ook of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 100 ohm; 101: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 1 x Image: current ook of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 112ohm 010: 100 ohm; 101: 97 ohm 110: 90 ohm 1 x Image: current ook of all of the channels(TT) 000: 116 ohm; 001: 112ohm 010: 100 ohm; 101: 97 ohm 1 </td <td></td> <td></td> <td></td> <td>10: 340ps; 11: 440ps</td> <td></td>				10: 340ps; 11: 440ps		
REGHSCP.				Data delay options of the 4 lanes.		
REGHSAMP[3:0]	0x83	REGHSDP[7:0]	[7:0]	The timing value is the same as	0x00	
REGHSAMP[3:0] [3:0] 1111: largest current 0000: smallest curren				REGHSCP.		
Date				HS amplifier stage current [3:2] [1:0]		
REGRIERM[2:0]		REGHSAMP[3:0]	[3:0]	1111: largest current	1111	
0x84 REGRTERM[2:0] channels(TT) 000: 1120hm 010: 1120hm 010: 108 ohm; 011: 1040hm 110: 100 ohm; 101: 97 ohm 1110: 93 ohm; 111: 90 ohm 100 REGHSCS [7] HS EQ amplifier C 1 0x85 0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D				0000: smallest current		
0x84 REGRTERM[2:0] 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 100 REGHSCS [7] HS EQ amplifier C 1 0x85 0x86 0x87 0x88 0x89 0x8B 0x8C 0x8D			[6:4]	Select Termination value of all of the		
REGRTERM[2:0] 000: 116 ohm; 001: 112ohm 010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm REGHSCS [7] HS EQ amplifier C 1 0x85	0.04			channels(TT)		
010: 108 ohm; 011: 104ohm 100: 100 ohm; 101: 97 ohm 110: 93 ohm; 111: 90 ohm 110: 93 ohm; 110:	0x84			000: 116 ohm; 001: 112ohm	100	
REGHSCS [7] HS EQ amplifier C 1 0x85 Image: Color of the color of t				010: 108 ohm; 011: 104ohm	100	
REGHSCS [7] HS EQ amplifier C 1 0x85 0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D				100: 100 ohm; 101: 97 ohm		
0x85 0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D 0x8D				110: 93 ohm ; 111: 90 ohm		
0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D		REGHSCS	[7]	HS EQ amplifier C	1	
0x87 0x88 0x89 0x80 0x8A 0x8B 0x8C 0x8D	0x85					
0x88 0x89 0x8A 0x8B 0x8C 0x8D	0x86					
0x89	0x87					
0x8A 0x8B 0x8C 0x8D	0x88					
0x8B	0x89					
0x8C 0x8D	0x8A					
0x8D	0x8B					
	0x8C					
0x8E	0x8D					
	0x8E					
0x8F	0x8F					

2.8 MISC. Registers

0x90 RegEnTimeStmp		[0]	Enable time stamp	0	
		[7:1]			
0x91	Reg10usTimeInt[7:0]	[7:0]	10us time count of RCLK 0x8		
0x92	RegTimerIntNum[7:0]	[7:0]	Timer interrupt count number	0x1E	
0x93	RTimeStmp[7:0]	[7:0]	Time stamp, unit=100ms (Read Only)	0x	
0x94					
0x95					
	DagEnEIEOCDICT	[0]	FIFO C BIST function		
	RegEnFIFOCBIST	[0]	0: Disable, 1: Enable	0	
	DogEnEIEO A DICT	F11	FIFO A BIST function	0	
0x96	RegEnFIFOABIST	[1]	0: Disable, 1: Enable	U	
	DagEnFIEODDIST	[2]	FIFO B BIST function	0	
	RegEnFIFOBBIST	[2]	0: Disable, 1: Enable	U	
		[7:3]			
	RFIFOCBISTDone	[0]	1: FIFO C BIST done (Read Only)	-	
	RFIFOCBISTFail	[1]	1: FIFO C BIST fail (Read Only)	-	
	RFIFOABISTDone	[2]	1: FIFO A BIST done (Read Only)	-	
0x97	RFIFOABISTFail	[3]	1: FIFO A BIST fail (Read Only)	-	
UX91	RFIFOBBISTDone	[4]	1: FIFO B BIST done (Read Only)	-	
	RFIFOBBISTFail	[5]	1: FIFO B BIST fail (Read Only)	-	
		[6]			
		[7]			
0x98	BUFO_Dbg_Info0[7:0]	[7:0]		0x	
0x99	BUFO_Dbg_Info0[15:8]	[7:0]	LIFO debug information ((Pand Only)	0x	
0x9A	BUFO_Dbg_Info0[23:16]	[7:0]	UFO debug information 0 (Read Only)		
0x9B	BUFO_Dbg_Info0[31:24]	[7:0]			
0x9C	BUFO_Dbg_Info1[7:0]	[7:0]	UFO debug information 1 (Read Only) 0 $0x$ $0x$		
0x9D	BUFO_Dbg_Info1[15:8]	[7:0]			
0x9E	BUFO_Dbg_Info1[23:16]	[7:0]			
0x9F	BUFO_Dbg_Info1[31:24]	[7:0]			

Note:

Interrupt	Clock Domain	Trigger Signal
RHPDChgInt	RCLK	
RHPDIRQInt	RCLK	Mask by extra RHPDIRQGat signal (DC Constant)
RVidStableInt	PCLK	PxVidStable (not 1T pulse)
RAxRqFailInt	RCLK	RAxRqFail
RHPDIRQFailInt	RCLK	RHPDIRQFail
RPCRqFailInt	RCLK	RPCRqFail
RTrainAxFailInt	RCLK	RefAxFailInt
RPktAVIInfoInt	LSCLK	LSPktAVIInfoDone
RPktMpgInfoInt	LSCLK	LSPktMpgInfoDone
RPktGenInfoInt	LSCLK	LSPktGenInfoDone
RPktVidAttrInt	LSCLK	LSSysVidAttrDone
RVidCTSErrInt	LSCLK	LSSysVidAttrInt
RLinkTrainFailInt	RCLK	RefLinkTrainFail
RVidOvFlwInt	LSCLK	LSVidOvFlwInt
R501FIFOOvInt	RCLK	R501FIFOOvRW
RPSREnterInt	LSCLK (1T pulse)	LSPSREnterInt
RPSRExitInt	LSCLK (1T pulse)	LSPSRExitInt
RPSRWakeDetInt	RCLK (Level) (generate interrupt from 0 to 1)	RPSRWakeDet
RPSRWakeFailInt	RCLK (1T pulse)	RPSRWakeFail

Note:

Interrupt	Clock Domain	Trigger Signal
RPPSMVidStbChgInt	MCLK (Level)	MVidStbInt
RPPSMHSyncErrInt	MCLK (1T)	MHSyncErrInt
RPPSMHDEErrInt	MCLK (1T)	MHDEErrInt
RPPSMVSyncErrInt	MCLK (1T)	MVSyncErrInt
RPPSPVidStbChgInt	PCLK (Level)	PVidStbInt
RPPSPHSyncErrInt	PCLK (1T)	PHSyncErrInt
RPPSPHDEErrInt	PCLK (1T)	PHDEErrInt
RPPSPVSyncErrInt	PCLK (1T)	PVSyncErrInt
RPPSVDEErrInt	MCLK (1T)	MVDEErrInt
RPPSRxPSRChgInt	PCLK (Level)	PRxPSR
RPPSDByteErrInt	MCLK (1T)	MDByteErrInt
RFFCWRDiffInt	BCLK (1T)	BFFCWRDiff
RUFODecNumDiffInt	BCLK(1T)	BUFODecNumDiff
RFFAWRDiffInt	PCLK (1T)	PFFAWRDiff
RUFOBufCFlwInt	BCLK(Level)	BUFOBufCFlw
RUFOBufAFlwInt	PCLK(Level)	PUFOBufAFlw
RUFOBufBFlwInt	PCLK(Level)	PUFOBufBFlw
RECC1bErrInt	MCLK (1T)	MECC1bErr
RECC2bErrInt	MCLK (1T)	MECC2bErr
RLMFIFOErrInt	MCLK (Level)	MLMFIFOErr
RCRCErrInt	MCLK (1T)	MCRCErr
RMCLKOffInt	RCLK (Level)	RMCLKOffSts
RPPIFifoOvWrInt	MCLK (Level)	MLxFifoOvWr
RTimerInt	RCLK (1T)	RTimerTrg