```
alu.c
   - 21.11.05/BHO1
  bho1 29.12.2006
  bho1 6.12.2007
  bho1 30.11.2007 - clean up
  bhol 24.11.2009 - assembler instruction
  bhol 3.12.2009 - replaced adder with full adder
  bhol 20.7.2011 - rewrite: minimize global vars, ALU-operations are modeled wi
th fct taking in/out register as parameter
  bhol 6.11.2011 - rewrite flags: adding flags as functional parameter. Now alu
is truly a function
  bhol 26.11.2012 - remove bit declaration from op_alu_asl and op_alu_ror as th
ey are unused (this may change later)
  bho1 20.9.2014 cleaned
  GPL applies
   -->> Marco Schmid <<--
#include <stdio.h>
#include <string.h>
#include "alu.h"
#include "alu-opcodes.h"
#include "register.h"
#include "flags.h"
int const max mue memory = 100;
char mue_memory[100] = "100 Byte - this memory is at your disposal"; /*mue-memory
char* m = mue_memory;
                        /* carry bit address
unsigned int c = 0;
unsigned int s = 1;
                        /* sum bit address
unsigned int c in = 2; /* carry in bit address */
void alu reset()
   for(i=0;i<max mue memory;i++)</pre>
        m[i] = '0';
   testet ob alle bits im akkumulator auf null gesetzt sind.
  Falls ja wird 1 returniert, ansonsten 0
int zero_test(char accumulator[])
   int i;
   for(i=0;accumulator[i]≠'\0'; i++)
        if(accumulator[i]≠'0')
            return 0;
   return 1;
void zsflagging(char* flags,char *acc)
    //Zeroflag
   if(zero_test(acc))
        setZeroflag(flags);
```

```
clearZeroflag(flags);
    //Signflag
    if(acc[0] \equiv '1')
        setSignflag(flags);
        clearSignflag(flags);
Halfadder: addiert zwei character p,g und schreibt in
den Mue-memory das summen-bit und das carry-bit.
void half adder(char p, char q)
    char result = '0';
    char carry = '0';
    if (p \equiv '0' \land q \equiv '0')
        result = '0';
        carry = '0';
    else if(p='0' \land q='1')
        result = '1';
        carry = '0';
    else if(p='1' \land q='0')
        result = '1';
        carry = '0';
    else if(p='1' \land q='1')
        result = '0';
        carry = '1';
    m[c] = carry;
    m[s] = result;
  resets registers and calls alu op reset
void op_alu_reset(char rega[], char regb[], char accumulator[], char flags[])
    int i;
    alu_reset();
    /* clear rega, regb, accumulator, flags */
    for(i=0; i<REG_WIDTH; i++)</pre>
        rega[i] = '0';
        regb[i] = '0';
        accumulator[i] = '0';
        flags[i] = '0';
   void adder(char pbit, char qbit, char cbit)
   Adder oder auch Fulladder:
   Nimmt zwei character bits und ein carry-character-bit
   und schreibt das Resultat (summe, carry) in den Mue-speicher
```

```
void full adder(char pbit, char gbit, char cbit)
   half_adder(pbit, qbit);
   char carrv1 = m[c];
   half adder(m[s], cbit);
   if (carry1 ≡ '1')
        m[c] = '1';
   Invertieren der Character Bits im Register reg
  one complement(char reg[]) --> NOT(reg)
void one_complement(char reg[])
    int i = 0;
    for (i = 7; i \ge 0; i--)
        if (req[i] \equiv '1')
            reg[i] = '0';
        else
            reg[i] = '1';
  Das zweier-Komplement des Registers reg wird in reg geschrieben
req := K2(req)
void two_complement(char reg[])
   int i = 0;
   one_complement(reg);
   m[c] = '1';
   for (i = 7; i \ge 0; i--)
        if (reg[i] \equiv '0')
            reg[i] = '1';
            m[c] = '0';
            break;
        else
            reg[i] = '0';
  Die Werte in Register rega und Register regb werden addiert, das
  Resultat wird in Register accumulator geschrieben. Die Flags cflag,
  oflag, zflag und sflag werden entsprechend gesetzt
accumulator := rega + regb
void op_add(char rega[], char regb[], char accumulator[], char flags[])
   alu reset();
   clearCarryflag(flags);
   clearOverflowflag(flags);
   int i = 0;
    for (i = 7; i \ge 0; i--)
```

```
full adder(rega[i], regb[i], m[c]);
        accumulator[i] = m[s];
    if ((rega[0] \equiv '1' \land regb[0] \equiv '1' \land accumulator[0] \equiv '0') \lor (rega[0] \equiv '0')
\land \text{ regb[0]} \equiv '0' \land \text{ accumulator[0]} \equiv '1'))
        setOverflowflag(flags);
    if (m[c] \equiv '1')
        setCarryflag(flags);
    zsflagging(flags, accumulator);
/*
   ALU OP ADD WITH CARRY
   Die Werte des carry-Flags und der Register rega und
   Register regb werden addiert, das
   Resultat wird in Register accumulator geschrieben. Die Flags cflag,
   oflag, zflag und sflag werden entsprechend gesetzt
accumulator := rega + regb + carry-flag
void op_adc(char rega[], char regb[], char accumulator[], char flags[])
    char carry;
    carry = m[c];
    op_add(rega, regb, accumulator, flags);
    if (carry \equiv '1')
        char temp[8];
        char one [8] = \{'0', '0', '0', '0', '0', '0', '0', '1'\};
        strcpy(temp, accumulator);
        op add(temp, one, accumulator, flags);
   Die Werte in Register rega und Register regb werden subtrahiert, das
   Resultat wird in Register accumulator geschrieben. Die Flags cflag,
   oflag, zflag und sflag werden entsprechend gesetzt
accumulator := rega - regb = rega + NOT(regb) + 1
void op sub(char reqa[], char reqb[], char accumulator[], char flags[])
    char temp[8];
    int i = 0;
    for (i = 0; i < 8; i++)
        temp[i] = reqb[i];
    two_complement(regb);
    char carry = m[c];
    op_add(rega, regb, accumulator, flags);
    for (i = 0; i < 8; i++)
        reqb[i] = temp[i];
    // Overflow for subtraction : 0 && 1 && 1 or 1 && 0 && 0
    if ((rega[0] \equiv '0' \land regb[0] \equiv '1' \land accumulator[0] \equiv '1') \lor
```

```
(rega[0] \equiv '1' \land regb[0] \equiv '0' \land accumulator[0] \equiv '0'))
        setOverflowflag(flags);
   else
        clearOverflowflag(flags);
   if (carry \equiv '1')
        setCarryflag(flags);
   subtract with carry
  accumulator =
  a - b - !c =
  a - b - !c + 256 =
  a - b - (1-c) + 256 =
  a + (255 - b) + c =
  a + !b + c
accumulator := rega - regb = rega + NOT(regb) +carryflag
void op_alu_sbc(char rega[], char regb[], char accumulator[], char flags[])
   char carry = m[c];
   op_sub(rega, regb, accumulator, flags);
   if (carry ≡ '1')
        char temp[8];
        char one[8] = \{'0', '0', '0', '0', '0', '0', '0', '1'\};
        strcpy(temp, accumulator);
        op_add(temp, one, accumulator, flags);
  Die Werte in Register rega und Register regb werden logisch geANDet,
  das Resultat wird in Register accumulator geschrieben.
  Die Flags zflag und sflag werden entsprechend gesetzt
accumulator := rega AND regb
void op and(char rega[], char regb[], char accumulator[], char flags[])
   int i = 0;
   for (i = 0; i < 8; i++)
        if (rega[i] \equiv '1' \land regb[i] \equiv '1')
            accumulator[i] = '1';
            accumulator[i] = '0';
   zsflagging(flags, accumulator);
  Die Werte in Register rega und Register regb werden logisch geORt,
  das Resultat wird in Register accumulator geschrieben.
  Die Flags zflag und sflag werden entsprechend gesetzt
accumulator := rega OR regb
void op_or(char rega[], char regb[], char accumulator[], char flags[])
```

```
int i = 0;
    for (i = 0; i < 8; i++)
        if (rega[i] \equiv '1' \lor regb[i] \equiv '1')
            accumulator[i] = '1';
        else
            accumulator[i] = '0';
    zsflagging(flags, accumulator);
   Die Werte in Register rega und Register regb werden logisch geXORt.
   das Resultat wird in Register accumulator geschrieben.
   Die Flags zflag und sflag werden entsprechend gesetzt
accumulator := rega XOR regb
void op xor(char rega[], char regb[], char accumulator[], char flags[])
    int i = 0;
    for (i = 0; i < 8; i++)
        if ((rega[i] \equiv '1' \land regb[i] \equiv '0') \lor (rega[i] \equiv '0' \land regb[i] \equiv '1'))
            accumulator[i] = '1';
        else
            accumulator[i] = '0';
    zsflagging(flags, accumulator);
   Einer-Komplement von Register rega
rega := not(rega)
void op not a(char rega[], char regb[], char accumulator[], char flags[])
    one complement(rega);
/* Einer Komplement von Register regb */
void op not b(char rega[], char regb[], char accumulator[], char flags[])
    one_complement(regb);
/*
  Negation von Register rega
rega := -rega
void op_neg_a(char rega[], char regb[], char accumulator[], char flags[])
    two_complement(rega);
   Negation von Register regb
reab := -reab
void op_neq_b(char rega[], char regb[], char accumulator[], char flags[])
    two_complement(regb);
   bit -> 7
                                          0
```

```
carrvflag <--
  arithmetic shift left
  asl
void op_alu_asl(char regina[], char reginb[], char regouta[], char flags[])
    int i = 0;
   if (regina[0] ≡ '1')
        setCarryflag(flags);
        clearCarryflag(flags);
    for (i = 7; i \ge 0; i--)
        int dest = i-1i
        if (dest \ge 0)
            regouta[dest] = regina[i];
   regouta[7] = '0';
   logical shift right
  lsr
void op_alu_lsr(char regina[], char reginb[], char regouta[], char flags[])
    int i = 0;
    for (i = 0; i < 8; i++)
        int dest = i+1;
        if (dest < 8)
            regouta[dest] = regina[i];
    if (getCarrvflag(flags) = '1')
        regouta[0] = '1';
        regouta[0] = '0';
   rotate
  rotate left
void op_alu_rol(char regina[], char reginb[], char regouta[], char flags[])
    char temp = getCarryflag(flags);
   op_alu_asl(regina, reginb, regouta, flags);
   regouta[7] = temp;
  rotate
  rotate left
  Move each of the bits in A one place to the right. Bit 7 is filled with the
current value of the carry flag whilst the old bit 0 becomes the new carry flag
value.
void op_alu_ror(char regina[], char reginb[], char regouta[], char flags[])
    char temp = regina[7];
    op_alu_asl(regina, reginb, regouta, flags);
   regouta[7] = temp;
    if (temp \equiv '1')
```

```
setCarrvflag(flags);
         else
                  clearCarryflag(flags);
 / *
      Procedural approach to ALU with side-effect:
      Needed register are already alocated and may be modified
      mainly a switchboard
      alu fct(int opcode, char req in a[], char req in b[], char req out accu[], ch
ar flags[])
void alu(unsigned int alu_opcode, char reg_in_a[], char reg_in_b[], char reg_out
accu[], char flags[])
         char dummvflags[9] = "000000000";
         switch ( alu opcode ){
                  case ALU OP ADD :
                           op_add(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyflags:fla
gs);
                  case ALU_OP_ADD_WITH_CARRY :
                           op_adc(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags:fla
qs);
                           break;
                  case ALU_OP_SUB :
                           op_sub(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags:fla
gs);
                  case ALU_OP_SUB_WITH_CARRY :
                           op_alu_sbc(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags
:flags);
                           break;
                  case ALU OP AND :
                           op_and(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags:fla
qs);
                          break;
                  case ALU OP OR:
                           op or(reg in a, reg in b, reg out accu, (flags≡NULL)?dummyflags:flag
s);
                          break;
                  case ALU OP XOR :
                           op\_xor(reg\_in\_a, reg\_in\_b, reg\_out\_accu, (flags\equiv NULL)?dummyflags:flags:flags = flags = flag
as);
                          break;
                  case ALU OP NEG A:
                           op_neg_a(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyflags:f
lags);
                          break;
                  case ALU_OP_NEG_B :
                           op_neg_b(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyflags:f
lags);
                          break;
                  case ALU_OP_NOT_A :
                           op_not_a(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyflags:f
lags);
                          break;
                  case ALU OP NOT B :
                           op_not_b(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags:f
lags);
                          break;
                  case ALU OP ASL :
                           op_alu_asl(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags
 :flags);
```

```
break;
        case ALU_OP_LSR :
            op_alu_lsr(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags
:flags);
            break;
        case ALU OP ROL:
            op_alu_rol(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyflags
:flags);
            break;
        case ALU_OP_ROR:
            op_alu_ror(reg_in_a, reg_in_b, reg_out_accu, (flags≡NULL)?dummyflags
:flags);
            break;
        case ALU OP RESET :
            op_alu_reset(reg_in_a, reg_in_b, reg_out_accu, (flags=NULL)?dummyfla
gs:flags);
            break;
        default:
           printf("ALU(%i): Invalide operation %i selected", alu_opcode, alu_op
code);
```