

C: ARRAY AND STRING

op 0x01	name BRK	cycles 1	adrmod imp	flags NVBDIZC -1-1-
description interrupt				logic PC = PC + 1 bPoke(SP,PC.h) SP = SP - 1 bPoke(SP,PC.l) SP = SP - 1 bPoke(SP, (P \ \$10)) SP = SP - 1 l = bPeek(\ \$FFFE) h = bPeek(\ \$FFFF)<<8 PC = h l
Example				BRK

BRK

op 0x00	name BRK	cycles 1	adr imp	flags NVBDIZC -1-1-
description interrupt				logic PC = PC + 1 bPoke(SP,PC.h) SP = SP - 1 bPoke(SP,PC.l) SP = SP - 1 bPoke(SP, (P \ \$10)) SP = SP - 1 l = bPeek(\ \$FFFE) h = bPeek(\ \$FFFF)<<8 PC = h l
function (S)-=:PC,P PC:=(\$FFFE)				
example				BRK

op 0x01	name ORA	adr izx	bytes 2	cycles 2	function A:=A or adr
flags NVBDIZC *-----*				logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0	
description or with accumulator					
example ORA (\$A5,X)				c-fct cpu_6502_ora_izy	

opcode	mnemonic	bytes	cycles	adr"-mode	function	flags	logic	example
0x00	BRK	1	0	imp	interrupt (S)-=:PC,P PC:=(\$FFFE)	NVBDIZC -1-1-	PC = PC + 1 bPoke (SP,PC.h) SP = SP - 1 bPoke (SP,PC.1) SP = SP - 1 bPoke (SP, (P \ \$10)) SP = SP - 1 l = bPeek (\ \$FFFE) h = bPeek (\ \$FFFF)<8 PC = h 1	BRK
Text1 0x01	ORA	2	6	izx	or with accu- mulator A:=A or adr	NVBDIZC *--*-	A = A M P.N = A.7 P.Z = (A==0) ? 1:0	ORA (\$A5,X)
0x05	ORA	2	3	zpl	or with accu- mulator A:=A or adr	NVBDIZC *--*-	A = A M P.N = A.7 P.Z = (A==0) ? 1:0	ORA \$AB

Table 1: opcode table

op 0x00	name BRK	adr imp	bytes 1	cycles 0	function (S)-=:PC,P PC:=(FFFFE)
flags NVBDIZC --1-1--			logic PC = PC + 1 bPoke(SP,PC.h) SP = SP - 1 bPoke(SP,PC.l) SP = SP - 1 bPoke(SP, (P \$10)) SP = SP - 1 l = bPeek(\$FFFE) h = bPeek(\$FFFF)<<8 PC = h l		
description interrupt					
example BRK			c-fct void cpu_6502_BRK_imp();		

op 0x00	name BRK	adr imp	NVBDIZC --1-1--	logic PC = PC + 1 bPoke(SP,PC.h) SP = SP - 1 bPoke(SP,PC.l) SP = SP - 1 bPoke(SP, (P \$10)) SP = SP - 1 l = bPeek(\$FFFE) h = bPeek(\$FFFF)<<8 PC = h l	
example BRK		bytes 1b	cycles 1c		
interrupt					
description (S)-=:PC,P PC:=(FFFFE)					
c-fct void cpu_6502_BRK_imp();					

op 0x00	name BRK	adr imp	NVBDIZC --1-1--	logic PC = PC + 1 bPoke(SP,PC.h) SP = SP - 1 bPoke(SP,PC.l) SP = SP - 1 bPoke(SP, (P \$10)) SP = SP - 1 l = bPeek(\$FFFE) h = bPeek(\$FFFF)<<8 PC = h l	
example BRK		bytes 1	cycles 0		
description interrupt					
formal (S)-=:PC,P PC:=(FFFFE)					
c-fct void cpu_6502_BRK_imp();				comment	

op 0x01	name ORA	adr izx	NVBDIZC *-----*	logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0	
example ORA (\$A5,X)		bytes 2	cycles 6		
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_izx();					

op 0x05	name ORA	adr zp	NVBDIZC *----*-		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0
example ORA \$AB			bytes 2	cycles 3	
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_zp();					comment

op 0x06	name ASL	adr zp	NVBDIZC *-----**		logic P.C = B.7 B = (B << 1) & \$FE P.N = B.7 P.Z = (B==0) ? 1:0
example ASL \$AB			bytes 2	cycles 5	
description arithmetic shift left					
formal adr:=adr*2					
c-fct void cpu_6502_AS�_zp();					comment

op 0x08	name PHP	adr imp	NVBDIZC -----		logic bPoke(SP,P) SP = SP - 1
example PHP			bytes 1	cycles 3	comment
description push processor status (SR)					
formal (S)-:=P					
c-fct void cpu_6502_PHP_imp();					

op 0x09	name ORA	adr imm	NVBDIZC *-----*		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0	
example ORA #\$AB			bytes 2	cycles 2		comment
description or with accumulator						
formal A:=A or adr						
c-fct void cpu_6502_ORA_imm();						

op 0x0A	name ASL	adr imp	NVBDIZC *-----**		logic P.C = B.7 B = (B << 1) & \$FE P.N = B.7 P.Z = (B==0) ? 1:0 comment
example ASL		bytes 1	cycles 2		
description arithmetic shift left					
formal adr:=adr*2					
c-fct void cpu_6502_ASL_imp();					

op 0x0D	name ORA	adr abs	NVBDIZC *-----*-		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example ORA \$ABCD			bytes 3	cycles 4	
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_abs();					

op 0x0E	name ASL	adr abs	NVBDIZC *-----**		logic P.C = B.7 B = (B << 1) & \$FE P.N = B.7 P.Z = (B==0) ? 1:0
example ASL \$ABCD			bytes 3	cycles 6	
description arithmetic shift left					
formal adr:=adr*2					
c-fct void cpu_6502_ASL_abs();					
comment					

op 0x10	name BPL	adr rel	NVBDIZC -----		logic <code>if (P.N == 0) GOTO (PC+M)</code> comment
example BPL \$AB			bytes 2	cycles 3	
description branch on plus (negative clear)					
formal branch on N=0					
c-fct void cpu_6502_BPL_rel();					

op 0x11	name ORA	adr izy	NVBDIZC *----*-		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example ORA (\$A5),X		bytes 2	cycles 5		
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_izy();					

op 0x15	name ORA	adr zpx	NVBDIZC *----*-		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example ORA \$AB,X			bytes 2	cycles 4	
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_zpx();					

op 0x16	name ASL	adr zpx	NVBDIZC *-----**		logic P.C = B.7 B = (B << 1) & \$FE P.N = B.7 P.Z = (B==0) ? 1:0 comment
example ASL \$AB,X			bytes 2	cycles 6	
description arithmetic shift left					
formal adr:=adr*2					
c-fct void cpu_6502_ASL_zpx();					

op 0x18	name CLC	adr imp	NVBDIZC -----0		logic P.C = 0 comment
example CLC		bytes 1	cycles 2		
description clear carry					
formal C:=0					
c-fct void cpu_6502_CLC_imp();					

op 0x19	name ORA	adr aby	NVBDIZC *----*-		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0
example ORA \$ABCD,Y			bytes 3	cycles 4	
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_aby();					comment

op 0x1D	name ORA	adr abx	NVBDIZC *-----*		logic A = A M P.N = A.7 P.Z = (A==0) ? 1:0
example ORA \$ABCD,X		bytes 3	cycles 4	comment	
description or with accumulator					
formal A:=A or adr					
c-fct void cpu_6502_ORA_abx();					

op 0x1E	name ASL	adr abx	NVBDIZC *-----**		logic P.C = B.7 B = (B << 1) & \$FE P.N = B.7 P.Z = (B==0) ? 1:0
example ASL \$ABCD,X			bytes 3	cycles 7	
description arithmetic shift left					
formal adr:=adr*2					
c-fct void cpu_6502_ASL_abx();					comment

op 0x20	name JSR	adr abs	NVBDIZC -----		logic t = PC - 1 bPoke(SP,t.h) SP = SP - 1 bPoke(SP,t.l) SP = SP - 1 PC = \$A5B6
example JSR \$ABCD			bytes 3	cycles 6	
description jump subroutine					
formal (S)-:=PC PC:=adr					
c-fct void cpu_6502_JSR_abs();					
					comment

op 0x21	name AND	adr izx	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example AND (\$A5,X)			bytes 2	cycles 6	
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_izx();					

op 0x24	name BIT	adr zp	NVBDIZC **----*-		logic t = A & M P.N = t.7 P.V = t.6 P.Z = (t==0) ? 1:0 comment
example BIT \$AB			bytes 2	cycles 3	
description bit test					
formal N:=b7 V:=b6 Z:=A&adr					
c-fct void cpu_6502_BIT_zp();					

op 0x25	name AND	adr zp	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example AND \$AB			bytes 2	cycles 3	
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_zp();					

op 0x26	name ROL	adr zp	NVBDIZC *-----*		logic t = B.7 B = (B << 1) & \$FE B = B P.C P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROL \$AB			bytes 2	cycles 5	
description rotate left					
formal adr:=adr*2+C					
c-fct void cpu_6502_ROL_zp();					
					comment

op 0x28	name PLP	adr imp	NVBDIZC **-****		logic SP = SP + 1 P = bPeek(SP)
example PLP			bytes 1	cycles 4	comment
description pull processor status (SR)					
formal P:=+(S)					
c-fct void cpu_6502_PLP_imp();					

op 0x29	name AND	adr imm	NVBDIZC *-----*		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0
example AND #\$AB			bytes 2	cycles 2	comment
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_imm();					

op 0x2A	name ROL	adr imp	NVBDIZC *-----**		logic t = B.7 B = (B << 1) & \$FE B = B P.C P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROL			bytes 1	cycles 2	comment
description rotate left					
formal adr:=adr*2+C					
c-fct void cpu_6502_ROL_imp();					

op 0x2C	name BIT	adr abs	NVBDIZC **----*-		logic t = A & M P.N = t.7 P.V = t.6 P.Z = (t==0) ? 1:0
example BIT \$ABCD			bytes 3	cycles 4	
description bit test					
formal N:=b7 V:=b6 Z:=A&adr					
c-fct void cpu_6502_BIT_abs();					comment

op 0x2D	name AND	adr abs	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0	
example AND \$ABCD			bytes 3	cycles 4		comment
description and (with accumulator)						
formal A:=A&adr						
c-fct void cpu_6502_AND_abs();						

op 0x2E	name ROL	adr abs	NVBDIZC *-----**		logic t = B.7 B = (B << 1) & \$FE B = B P.C P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROL \$ABCD			bytes 3	cycles 6	
description rotate left					
formal adr:=adr*2+C					
c-fct void cpu_6502_ROL_abs();					comment

op 0x30	name BMI	adr rel	NVBDIZC -----		logic if (P.N == 1) GOTO (PC+M)		
example BMI \$AB					comment		
						bytes 2	cycles 2
						description branch on minus (negative set)	
						formal branch on N=1	
c-fct void cpu_6502_BMI_rel();							

op 0x31	name AND	adr izy	NVBDIZC *-----*		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0
example AND (\$A5),X			bytes 2	cycles 5	
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_izy();					comment

op 0x35	name AND	adr zpx	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0
example AND \$AB,X			bytes 2	cycles 4	comment
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_zpx();					

op 0x36	name ROL	adr zpx	NVBDIZC *-----**		logic t = B.7 B = (B << 1) & \$FE B = B P.C P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROL \$AB,X			bytes 2	cycles 6	comment
description rotate left					
formal adr:=adr*2+C					
c-fct void cpu_6502_ROL_zpx();					

op 0x38	name SEC	adr imp	NVBDIZC -----1		logic P.C = 1 comment
example SEC		bytes 1	cycles 2		
description set carry					
formal C:=1					
c-fct void cpu_6502_SEC_imp();					

op 0x39	name AND	adr aby	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example AND \$ABCD,Y		bytes 3	cycles 4		
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_aby();					

op 0x3D	name AND	adr abx	NVBDIZC *----*-		logic A = A & M P.N = A.7 P.Z = (A==0) ? 1:0
example AND \$ABCD,X		bytes 3	cycles 4		comment
description and (with accumulator)					
formal A:=A&adr					
c-fct void cpu_6502_AND_abx();					

op 0x3E	name ROL	adr abx	NVBDIZC *-----**		logic t = B.7 B = (B << 1) & \$FE B = B P.C P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROL \$ABCD,X			bytes 3	cycles 7	comment
description rotate left					
formal adr:=adr*2+C					
c-fct void cpu_6502_ROL_abx();					

op 0x40	name RTI	adr imp	NVBDIZC **-*****		logic SP = SP - 1 P = bPeek (SP) SP = SP - 1 l = bPeek (SP) SP = SP - 1 h = bPeek (SP) <<8 PC = h l
example RTI		bytes 1	cycles 6		
description return from interrupt					comment
formal P,PC:=+(S)					
c-fct void cpu_6502_RTI_imp();					

op 0x41	name EOR	adr izx	NVBDIZC *-----*		logic A = A ^ M P.N = A.7 P.Z = (A==0) ? 1:0
example EOR (\$A5,X)			bytes 2	cycles 6	comment
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_izx();					

op 0x45	name EOR	adr zp	NVBDIZC *----*-		logic A = A ~ M P.N = A.7 P.Z = (A==0) ? 1:0
example EOR \$AB			bytes 2	cycles 3	
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_zp();					comment

op 0x46	name LSR	adr zp	NVBDIZC *-----**		logic P.N = 0 P.C = B.0 B = (B >> 1) & \$7F P.Z = (B==0) ? 1:0
example LSR \$AB			bytes 2	cycles 5	
description logical shift right					
formal adr:=adr/2					
c-fct void cpu_6502_LSR_zp();					comment

op 0x48	name PHA	adr imp	NVBDIZC -----		logic bPoke(SP,A) SP = SP - 1
example PHA			bytes 1	cycles 3	comment
description push accumulator					
formal (S)-:=A					
c-fct void cpu_6502_PHA_imp();					

op 0x49	name EOR	adr imm	NVBDIZC *-----*		logic $A = A \wedge M$ $P.N = A.7$ $P.Z = (A==0) ? 1:0$	
example EOR #\$AB		bytes 2	cycles 2	comment		
description exclusive or (with accumulator)						
formal A:=A exor adr						
c-fct void cpu_6502_EOR_imm();						

op 0x4A	name LSR	adr imp	NVBDIZC *-----*		logic P.N = 0 P.C = B.0 B = (B >> 1) & \$7F P.Z = (B==0) ? 1:0
example LSR		bytes 1	cycles 2		
description logical shift right					
formal adr:=adr/2					
c-fct void cpu_6502_LSR_imp();					
comment					

op 0x4C	name JMP	adr abs	NVBDIZC -----		logic PC = M comment
example JMP \$ABCD		bytes 3	cycles 3		
description jump					
formal PC:=adr					
c-fct void cpu_6502_JMP_abs();					

op 0x4D	name EOR	adr abs	NVBDIZC *-----*		logic $A = A \wedge M$ $P.N = A.7$ $P.Z = (A==0) ? 1:0$
example EOR \$ABCD			bytes 3	cycles 4	
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_abs();					
comment					

op 0x4E	name LSR	adr abs	NVBDIZC *-----*		logic P.N = 0 P.C = B.0 B = (B >> 1) & \$7F P.Z = (B==0) ? 1:0
example LSR \$ABCD			bytes 3	cycles 6	
description logical shift right					
formal adr:=adr/2					
c-fct void cpu_6502_LSR_abs();					
comment					

op 0x50	name BVC	adr rel	NVBDIZC -----		logic if (P.V == 0) GOTO (PC+M)
example BVC \$AB			bytes 2	cycles 3	comment
description branch on overflow clear					
formal branch on V=0					
c-fct void cpu_6502_BVC_rel();					

op 0x51	name EOR	adr izy	NVBDIZC *-----*		logic A = A ~ M P.N = A.7 P.Z = (A==0) ? 1:0
example EOR (\$A5),X			bytes 2	cycles 5	comment
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_izy();					

op 0x55	name EOR	adr zpx	NVBDIZC *-----*		logic A = A ~ M P.N = A.7 P.Z = (A==0) ? 1:0
example EOR \$AB,X			bytes 2	cycles 4	
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_zpx();					comment

op 0x56	name LSR	adr zpx	NVBDIZC *-----**		logic P.N = 0 P.C = B.0 B = (B >> 1) & \$7F P.Z = (B==0) ? 1:0
example LSR \$AB,X			bytes 2	cycles 6	
description logical shift right					
formal adr:=adr/2					
c-fct void cpu_6502_LSR_zpx();					comment

op 0x58	name CLI	adr imp	NVBDIZC ----0--		logic P.I = 0
example CLI		bytes 1	cycles 2	comment	
description clear interrupt disable					
formal I:=0					
c-fct void cpu_6502_CLI_imp();					

op 0x59	name EOR	adr aby	NVBDIZC *-----*		logic A = A ~ M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example EOR \$ABCD,Y		bytes 3	cycles 4		
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_aby();					

op 0x5D	name EOR	adr abx	NVBDIZC *-----*		logic A = A ^ M P.N = A.7 P.Z = (A==0) ? 1:0
example EOR \$ABCD,X		bytes 3	cycles 4	comment	
description exclusive or (with accumulator)					
formal A:=A exor adr					
c-fct void cpu_6502_EOR_abx();					

op 0x5E	name LSR	adr abx	NVBDIZC *-----**		logic P.N = 0 P.C = B.0 B = (B >> 1) & \$7F P.Z = (B==0) ? 1:0
example LSR \$ABCD,X			bytes 3	cycles 7	
description logical shift right					
formal adr:=adr/2					
c-fct void cpu_6502_LSR_abx();					comment

op 0x60	name RTS	adr imp	NVBDIZC -----		logic SP = SP + 1 l = bPeek(SP) SP = SP + 1 h = bPeek(SP) << 8 PC = (h l) + 1
example RTS			bytes 1	cycles 6	
description return from subroutine					
formal PC:=+(S)					
c-fct void cpu_6502_RTS_imp();					
					comment

op 0x61	name ADC	adr izx	NVBDIZC **-***		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC (\$A5,X)			bytes 2	cycles 6	
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_izx();					comment

op 0x65	name ADC	adr zp	NVBDIZC ***--**		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC \$AB			bytes 2	cycles 3	
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_zp();					comment

op 0x66	name ROR	adr zp	NVBDIZC *-----**		logic t = B.0 B = (B >> 1) & \$7F B = B ((P.C) ? \$80:\$00) P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROR \$AB			bytes 2	cycles 5	
description rotate right					
formal adr:=adr/2+C*128					
c-fct void cpu_6502_ROR_zp();					comment

op 0x68	name PLA	adr imp	NVBDIZC *----*-		logic SP = SP + 1 A = bPeek(SP) P.N = A.7 P.Z = (A==0) ? 1:0 comment
example PLA		bytes 1	cycles 4		
description pull accumulator					
formal A:=+(S)					
c-fct void cpu_6502_PLA_imp();					

op 0x69	name ADC	adr imm	NVBDIZC **----**		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC #\$AB		bytes 2	cycles 2		
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_imm();					
comment					

op 0x6A	name ROR	adr imp	NVBDIZC *----**		logic t = B.0 B = (B >> 1) & \$7F B = B ((P.C) ? \$80:\$00) P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROR		bytes 1	cycles 2		
description rotate right					
formal adr:=adr/2+C*128					
c-fct void cpu_6502_ROR_imp();					
comment					

op 0x6C	name JMP	adr ind	NVBDIZC -----		logic PC = M comment
example JMP \$ABCD		bytes 3	cycles 5		
description jump					
formal PC:=adr					
c-fct void cpu_6502_JMP_ind();					

op 0x6D	name ADC	adr abs	NVBDIZC **---**		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC \$ABCD		bytes 3	cycles 4		
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_abs();					comment

op 0x6E	name ROR	adr abs	NVBDIZC *-----**		logic t = B.0 B = (B >> 1) & \$7F B = B ((P.C) ? \$80:\$00) P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROR \$ABCD			bytes 3	cycles 6	
description rotate right					
formal adr:=adr/2+C*128					
c-fct void cpu_6502_ROR_abs();					comment

op 0x70	name BVS	adr rel	NVBDIZC -----		logic if (P.V == 1) GOTO (PC+M) comment
example BVS \$AB			bytes 2	cycles 2	
description branch on overflow set					
formal branch on V=1					
c-fct void cpu_6502_BVS_rel();					

op 0x71	name ADC	adr izy	NVBDIZC ***---**		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC (\$A5),X			bytes 2	cycles 5	
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_izy();					comment

op 0x75	name ADC	adr zpx	NVBDIZC *****		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC \$AB,X		bytes 2	cycles 4		
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_zpx();					comment

op 0x76	name ROR	adr zpx	NVBDIZC *-----**		logic t = B.0 B = (B >> 1) & \$7F B = B ((P.C) ? \$80:\$00) P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROR \$AB,X			bytes 2	cycles 6	
description rotate right					
formal adr:=adr/2+C*128					
c-fct void cpu_6502_ROR_zpx();					comment

op 0x78	name SEI	adr imp	NVBDIZC ----1--		logic P.I = 1 comment
example SEI		bytes 1	cycles 2		
description set interrupt disable					
formal I:=1					
c-fct void cpu_6502_SEI_imp();					

op 0x79	name ADC	adr aby	NVBDIZC ***---		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC \$ABCD,Y		bytes 3	cycles 4		
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_aby();					comment

op 0x7D	name ADC	adr abx	NVBDIZC **---**		logic t = A + M + P.C P.V = (A.7!=t.7) ? 1:0 P.N = A.7 P.Z = (t==0) ? 1:0 IF (P.D) t = bcd(A) + bcd(M) + P.C P.C = (t>99) ? 1:0 ELSE P.C = (t>255) ? 1:0 A = t & 0xFF
example ADC \$ABCD,X		bytes 3	cycles 4		
description add with carry					
formal A:=A+adr					
c-fct void cpu_6502_ADC_abx();					comment

op 0x7E	name ROR	adr abx	NVBDIZC *-----**		logic t = B.0 B = (B >> 1) & \$7F B = B ((P.C) ? \$80:\$00) P.C = t P.Z = (B==0) ? 1:0 P.N = B.7
example ROR \$ABCD,X			bytes 3	cycles 7	
description rotate right					
formal adr:=adr/2+C*128					
c-fct void cpu_6502_ROR_abx();					comment

op 0x81	name STA	adr izx	NVBDIZC -----		logic M = A comment
example STA (\$A5,X)		bytes 2	cycles 6		
description store accumulator					
formal adr:=A					
c-fct void cpu_6502_STA_izx();					

op 0x84	name STY	adr zp	NVBDIZC -----		logic M = Y comment
example STY \$AB		bytes 2	cycles 3		
description store Y					
formal adr:=Y					
c-fct void cpu_6502_STY_zp();					

op 0x85	name STA	adr zp	NVBDIZC -----		logic $M = A$		
example STA \$AB					comment		
						bytes 2	cycles 3
						description store accumulator	
						formal adr:=A	
c-fct void cpu_6502_STA_zp();							

op 0x86	name STX	adr zp	NVBDIZC -----		logic $M = X$		
example STX \$AB					comment		
						bytes 2	cycles 3
						description store X	
						formal adr:=X	
c-fct void cpu_6502_STX_zp();							

op 0x88	name DEY	adr imp	NVBDIZC *-----*		logic Y = Y - 1 P.Z = (Y==0) ? 1:0 P.N = Y.7
example DEY		bytes 1	cycles 2	comment	
description decrement Y					
formal Y:=Y-1					
c-fct void cpu_6502_DEY_imp();					

op 0x8A	name TXA	adr imp	NVBDIZC *----*-		logic A = X P.N = A.7 P.Z = (A==0) ? 1:0 comment
example TXA		bytes 1	cycles 2		
description transfer X to accumulator					
formal A:=X					
c-fct void cpu_6502_TXA_imp();					

op 0x8C	name STY	adr abs	NVBDIZC -----		logic M = Y
example STY \$ABCD		bytes 3	cycles 4	comment	
description store Y					
formal adr:=Y					
c-fct void cpu_6502_STY_abs();					

op 0x8D	name STA	adr abs	NVBDIZC -----		logic M = A			
comment								
					example STA \$ABCD		bytes 3	cycles 4
					description store accumulator			
					formal adr:=A			
c-fct void cpu_6502_STA_abs();								

op 0x8E	name STX	adr abs	NVBDIZC -----		logic M = X			
comment								
					example STX \$ABCD		bytes 3	cycles 4
					description store X			
					formal adr:=X			
c-fct void cpu_6502_STX_abs();								

op 0x90	name BCC	adr rel	NVBDIZC -----		logic if (P.C == 0) GOTO (PC+M)
example BCC \$AB			bytes 2	cycles 3	comment
description branch on carry clear					
formal branch on C=0					
c-fct void cpu_6502_BCC_rel();					

op 0x91	name STA	adr izy	NVBDIZC -----		logic M = A
example STA (\$A5),X					comment
		bytes 2	cycles 6		
description store accumulator					
formal adr:=A					
c-fct void cpu_6502_STA_izy();					

op 0x94	name STY	adr zpx	NVBDIZC -----		logic $M = Y$ comment
example STY \$AB,X		bytes 2	cycles 4		
description store Y					
formal adr:=Y					
c-fct void cpu_6502_STY_zpx();					

op 0x95	name STA	adr zpx	NVBDIZC -----		logic M = A
example STA \$AB,X		bytes 2	cycles 4	comment	
description store accumulator					
formal adr:=A					
c-fct void cpu_6502_STA_zpx();					

op 0x96	name STX	adr zpy	NVBDIZC -----		logic M = X
example STX \$AB,X		bytes 2	cycles 4		comment
description store X					
formal adr:=X					
c-fct void cpu_6502_STX_zpy();					

op 0x98	name TYA	adr imp	NVBDIZC *-----*-		logic comment
example TYA		bytes 1	cycles 2		
description transfer Y to accumulator					
formal A:=Y					
c-fct void cpu_6502_TYA_imp();					

op 0x99	name STA	adr aby	NVBDIZC -----		logic M = A		
example STA \$ABCD,Y					comment		
						bytes 3	cycles 5
						description store accumulator	
						formal adr:=A	
c-fct void cpu_6502_STA_aby();							

op 0x9A	name TXS	adr imp	NVBDIZC -----		logic SP = X
example TXS		bytes 1	cycles 2		comment
description transfer X to stack pointer					
formal S:=X					
c-fct void cpu_6502_TXS_imp();					

op 0x9D	name STA	adr abx	NVBDIZC -----		logic M = A		
example STA \$ABCD,X					comment		
						bytes 3	cycles 5
						description store accumulator	
						formal adr:=A	
c-fct void cpu_6502_STA_abx();							

op 0xA0	name LDY	adr imm	NVBDIZC *----*-		logic Y = M P.N = Y.7 P.Z = (Y==0) ? 1:0 comment
example LDY #\$AB		bytes 2	cycles 2		
description load Y					
formal Y:=adr					
c-fct void cpu_6502_LDY_imm();					

op 0xA1	name LDA	adr izx	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA (\$A5,X)		bytes 2	cycles 6		
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_izx();					

op 0xA2	name LDX	adr imm	NVBDIZC *-----*		logic X = M P.N = X.7 P.Z = (X==0) ? 1:0 comment
example LDX #\$AB		bytes 2	cycles 2		
description					
formal X:=adr					
c-fct void cpu_6502_LDX_imm();					

op 0xA4	name LDY	adr zp	NVBDIZC *-----*		logic Y = M P.N = Y.7 P.Z = (Y==0) ? 1:0 comment
example LDY \$AB		bytes 2	cycles 3		
description load Y					
formal Y:=adr					
c-fct void cpu_6502_LDY_zp();					

op 0xA5	name LDA	adr zp	NVBDIZC *----*-		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA \$AB			bytes 2	cycles 3	
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_zp();					

op 0xA6	name LDX	adr zp	NVBDIZC *----*-		logic X = M P.N = X.7 P.Z = (X==0) ? 1:0 comment
example LDX \$AB		bytes 2	cycles 3		
description					
formal X:=adr					
c-fct void cpu_6502_LDX_zp();					

op 0xA8	name TAY	adr imp	NVBDIZC *-----*		logic Y = A P.N = Y.7 P.Z = (Y==0) ? 1:0 comment
example TAY		bytes 1	cycles 2		
description transfer accumulator to Y					
formal Y:=A					
c-fct void cpu_6502_TAY_imp();					

op 0xA9	name LDA	adr imm	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA #\$AB		bytes 2	cycles 2		
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_imm();					

op 0xAA	name TAX	adr imp	NVBDIZC *-----*-		logic X = A P.N = X.7 P.Z = (X==0) ? 1:0 comment
example TAX			bytes 1	cycles 2	
description transfer accumulator to X					
formal X:=A					
c-fct void cpu_6502_TAX_imp();					

op 0xAC	name LDY	adr abs	NVBDIZC *-----*		logic Y = M P.N = Y.7 P.Z = (Y==0) ? 1:0 comment
example LDY \$ABCD			bytes 3	cycles 4	
description load Y					
formal Y:=adr					
c-fct void cpu_6502_LDY_abs();					

op 0xAD	name LDA	adr abs	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA \$ABCD		bytes 3	cycles 4		
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_abs();					

op 0xAE	name LDX	adr abs	NVBDIZC *-----*		logic X = M P.N = X.7 P.Z = (X==0) ? 1:0 comment
example LDX \$ABCD		bytes 3	cycles 4		
description					
formal X:=adr					
c-fct void cpu_6502_LDX_abs();					

op 0xB0	name BCS	adr rel	NVBDIZC -----		logic if (P.C == 1) GOTO (PC+M) comment
example BCS \$AB			bytes 2	cycles 2	
description branch on carry set					
formal branch on C=1					
c-fct void cpu_6502_BCS_rel();					

op 0xB1	name LDA	adr izy	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA (\$A5),X			bytes 2	cycles 5	
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_izy();					

op 0xB4	name LDY	adr zpx	NVBDIZC *-----*		logic Y = M P.N = Y.7 P.Z = (Y==0) ? 1:0
example LDY \$AB,X			bytes 2	cycles 4	comment
description load Y					
formal Y:=adr					
c-fct void cpu_6502_LDY_zpx();					

op 0xB5	name LDA	adr zpx	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0
example LDA \$AB,X			bytes 2	cycles 4	comment
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_zpx();					

op 0xB6	name LDX	adr zpy	NVBDIZC *----*-		logic X = M P.N = X.7 P.Z = (X==0) ? 1:0 comment
example LDX \$AB,X			bytes 2	cycles 4	
description					
formal X:=adr					
c-fct void cpu_6502_LDX_zpy();					

op 0xB8	name CLV	adr imp	NVBDIZC -0-----		logic P.V = 0
example CLV		bytes 1	cycles 2		comment
description clear overflow					
formal V:=0					
c-fct void cpu_6502_CLV_imp();					

op 0xB9	name LDA	adr aby	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA \$ABCD,Y		bytes 3	cycles 4		
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_aby();					

op 0xBA	name TSX	adr imp	NVBDIZC *----*-		logic X = SP P.N = X.7 P.Z = (X==0) ? 1:0 comment
example TSX			bytes 1	cycles 2	
description transfer stack pointer to X					
formal X:=S					
c-fct void cpu_6502_TSX_imp();					

op 0xB	name LDY	adr abx	NVBDIZC *----*-		logic Y = M P.N = Y.7 P.Z = (Y==0) ? 1:0
example LDY \$ABCD,X			bytes 3	cycles 4	
description load Y					
formal Y:=adr					
c-fct void cpu_6502_LDY_abx();					comment

op 0xB	name LDA	adr abx	NVBDIZC *-----*		logic A = M P.N = A.7 P.Z = (A==0) ? 1:0 comment
example LDA \$ABCD,X			bytes 3	cycles 4	
description load accumulator					
formal A:=adr					
c-fct void cpu_6502_LDA_abx();					

op 0xBE	name LDX	adr aby	NVBDIZC *-----*		logic X = M P.N = X.7 P.Z = (X==0) ? 1:0
example LDX \$ABCD,Y			bytes 3	cycles 4	
description					
formal X:=adr					
c-fct void cpu_6502_LDX_aby();					comment

op 0xC0	name CPY	adr imm	NVBDIZC *-----**		logic t = Y - M P.N = t.7 P.C = (Y>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CPY #\$AB			bytes 2	cycles 2	
description compare with Y					
formal Y-adr					
c-fct void cpu_6502_CPY_imm();					comment

op 0xC1	name CMP	adr izx	NVBDIZC *-----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CMP (\$A5,X)			bytes 2	cycles 6	
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_izx();					
comment					

op 0xC4	name CPY	adr zp	NVBDIZC *-----**		logic t = Y - M P.N = t.7 P.C = (Y>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CPY \$AB		bytes 2	cycles 3		
description compare with Y					
formal Y-adr					
c-fct void cpu_6502_CPY_zp();					
comment					

op 0xC5	name CMP	adr zp	NVBDIZC *-----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CMP \$AB		bytes 2	cycles 3	comment	
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_zp();					

op 0xC6	name DEC	adr zp	NVBDIZC *-----*-		logic M = (M - 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0
example DEC \$AB		bytes 2	cycles 5	comment	
description decrement					
formal adr:=adr-1					
c-fct void cpu_6502_DEC_zp();					

op 0xC8	name INY	adr imp	NVBDIZC *-----*		logic Y = Y + 1 P.Z = (Y==0) ? 1:0 P.N = Y.7
example INY			bytes 1	cycles 2	comment
description increment Y					
formal Y:=Y+1					
c-fct void cpu_6502_INY_imp();					

op 0xC9	name CMP	adr imm	NVBDIZC *-----*		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CMP #\$AB		bytes 2	cycles 2	comment	
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_imm();					

op 0xCA	name DEX	adr imp	NVBDIZC *-----*		logic X = X - 1 P.Z = (X==0) ? 1:0 P.N = X.7
example DEX			bytes 1	cycles 2	comment
description decrement X					
formal X:=X-1					
c-fct void cpu_6502_DEX_imp();					

op 0xCC	name CPY	adr abs	NVBDIZC *-----*		logic t = Y - M P.N = t.7 P.C = (Y>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CPY \$ABCD			bytes 3	cycles 4	comment
description compare with Y					
formal Y-adr					
c-fct void cpu_6502_CPY_abs();					

op 0xCD	name CMP	adr abs	NVBDIZC *-----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CMP \$ABCD			bytes 3	cycles 4	
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_abs();					
comment					

op 0xCE	name DEC	adr abs	NVBDIZC *-----*		logic M = (M - 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0
example DEC \$ABCD			bytes 3	cycles 6	
description decrement					
formal adr:=adr-1					
c-fct void cpu_6502_DEC_abs();					
comment					

op 0xD0	name BNE	adr rel	NVBDIZC -----		logic if (P.Z == 0) GOTO (PC+M)
example BNE \$AB			bytes 2	cycles 3	comment
description branch on not equal (zero clear)					
formal branch on Z=0					
c-fct void cpu_6502_BNE_rel();					

op 0xD1	name CMP	adr izy	NVBDIZC *-----*		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CMP (\$A5),X		bytes 2	cycles 5		
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_izy();					
comment					

op 0xD5	name CMP	adr zpx	NVBDIZC *----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0 comment
example CMP \$AB,X		bytes 2	cycles 4		
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_zpx();					

op 0xD6	name DEC	adr zpx	NVBDIZC *-----*		logic M = (M - 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0 comment
example DEC \$AB,X			bytes 2	cycles 6	
description decrement					
formal adr:=adr-1					
c-fct void cpu_6502_DEC_zpx();					

op 0xD8	name CLD	adr imp	NVBDIZC ---0---		logic P.D = 0
example CLD			bytes 1	cycles 2	comment
description clear decimal					
formal D:=0					
c-fct void cpu_6502_CLD_imp();					

op 0xD9	name CMP	adr aby	NVBDIZC *-----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0 comment
example CMP \$ABCD,Y		bytes 3	cycles 4		
description compare (with accumulator)					
formal <div>A-adr</div>					
c-fct void cpu_6502_CMP_aby();					

op 0xDD	name CMP	adr abx	NVBDIZC *-----**		logic t = A - M P.N = t.7 P.C = (A>=M) ? 1:0 P.Z = (t==0) ? 1:0 comment
example CMP \$ABCD,X			bytes 3	cycles 4	
description compare (with accumulator)					
formal A-adr					
c-fct void cpu_6502_CMP_abx();					

op 0xDE	name DEC	adr abx	NVBDIZC *-----*		logic M = (M - 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0 comment
example DEC \$ABCD,X			bytes 3	cycles 7	
description decrement					
formal adr:=adr-1					
c-fct void cpu_6502_DEC_abx();					

op 0xE0	name CPX	adr imm	NVBDIZC *-----**		logic t = X - M P.N = t.7 P.C = (X>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CPX #\$AB			bytes 2	cycles 2	
description compare with X					
formal X-adr					
c-fct void cpu_6502_CPX_imm();					
					comment

op 0xE1	name SBC	adr izx	NVBDIZC *****		logic <pre>IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF</pre>
example SBC (\$A5,X)			bytes 2	cycles 6	
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_izx();					
					comment

op 0xE4	name CPX	adr zp	NVBDIZC *-----**		logic t = X - M P.N = t.7 P.C = (X>=M) ? 1:0 P.Z = (t==0) ? 1:0 comment
example CPX \$AB			bytes 2	cycles 3	
description compare with X					
formal X-adr					
c-fct void cpu_6502_CPX_zp();					

op 0xE5	name SBC	adr zp	NVBDIZC **-----**		logic IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF
example SBC \$AB			bytes 2	cycles 3	
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_zp();					
					comment

op 0xE6	name INC	adr zp	NVBDIZC *-----*		logic M = (M + 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0 comment
example INC \$AB			bytes 2	cycles 5	
description increment					
formal adr:=adr+1					
c-fct void cpu_6502_INC_zp();					

op 0xE8	name INX	adr imp	NVBDIZC *-----*		logic X = X + 1 P.Z = (X==0) ? 1:0 P.N = X.7
example INX			bytes 1	cycles 2	
description increment X					
formal X:=X+1					
c-fct void cpu_6502_INX_imp();					
					comment

op 0xE9	name SBC	adr imm	NVBDIZC ***---**		logic <pre>IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF</pre>
example SBC #\$AB		bytes 2	cycles 2		
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_imm();					
					comment

op 0xEA	name NOP	adr imp	NVBDIZC -----		logic ~none~		
example NOP					comment		
						bytes 1	cycles 2
						description no operation	
						formal	
c-fct void cpu_6502_NOP_imp();							

op 0xEC	name CPX	adr abs	NVBDIZC *-----**		logic t = X - M P.N = t.7 P.C = (X>=M) ? 1:0 P.Z = (t==0) ? 1:0
example CPX \$ABCD			bytes 3	cycles 4	
description compare with X					
formal X-adr					
c-fct void cpu_6502_CPX_abs();					comment

op 0xED	name SBC	adr abs	NVBDIZC ***--**		logic <pre>IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF</pre>
example SBC \$ABCD			bytes 3	cycles 4	
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_abs();					comment

op 0xEE	name INC	adr abs	NVBDIZC *----*-		logic M = (M + 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0 comment
example INC \$ABCD			bytes 3	cycles 6	
description increment					
formal adr:=adr+1					
c-fct void cpu_6502_INC_abs();					

op 0xF0	name BEQ	adr rel	NVBDIZC -----		logic if (P.Z == 1) GOTO (PC+M)
example BEQ \$AB			bytes 2	cycles 2	comment
description branch on equal (zero set)					
formal branch on Z=1					
c-fct void cpu_6502_BEQ_rel();					

op 0xF1	name SBC	adr izy	NVBDIZC *****		logic <pre>IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF</pre>
example SBC (\$A5),X		bytes 2	cycles 5		
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_izy();					
comment					

op 0xF5	name SBC	adr zpx	NVBDIZC *****		logic IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF
example SBC \$AB,X		bytes 2	cycles 4		
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_zpx();					
comment					

op 0xF6	name INC	adr zpx	NVBDIZC *----*-		logic M = (M + 1) & \$FF P.N = M.7 P.Z = (M==0) ? 1:0
example INC \$AB,X			bytes 2	cycles 6	comment
description increment					
formal adr:=adr+1					
c-fct void cpu_6502_INC_zpx();					

op 0xF8	name SED	adr imp	NVBDIZC ---1---		logic P.D = 1
example SED			bytes 1	cycles 2	comment
description set decimal					
formal D:=1					
c-fct void cpu_6502_SED_imp();					

op 0xF9	name SBC	adr aby	NVBDIZC **-----**		logic IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF
example SBC \$ABCD,Y			bytes 3	cycles 4	
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_aby();					comment

op 0xFD	name SBC	adr abx	NVBDIZC **-----**		logic IF (P.D) t = bcd(A) - bcd(M) - !P.C P.V = (t>99 OR t<0) ? 1:0 ELSE t = A - M - !P.C P.V = (t>127 OR t<-128) ? 1:0 P.C = (t>=0) ? 1:0 P.N = t.7 P.Z = (t==0) ? 1:0 A = t & 0xFF
example SBC \$ABCD,X		bytes 3	cycles 4		
description subtract with carry					
formal A:=A-adr					
c-fct void cpu_6502_SBC_abx();					comment

op 0xFE	name INC	adr abx	NVBDIZC *----*-		logic M = (M + 1) & \$FF P.N = M.7 P.Z = (M=0) ? 1:0 comment
example INC \$ABCD,X			bytes 3	cycles 7	
description increment					
formal adr:=adr+1					
c-fct void cpu_6502_INC_abx();					

Text1	Text2	Text3	Text1	Text1	Text1	Text1	Text1	logic	example
opcode 0x00	mnemonic BRK	bytes 1	cycles 0	adr ^m -mode imp	function interrupt (S)-:PC,P PC:=(FFFFE)	flags NVBDIZC -1-1-		bPoke (SP , PC . h) SP = SP - 1 bPoke (SP , PC . l) SP = SP - 1 bPoke (SP , (P \ \$10)) SP = SP - 1 l = bPeek (\ \$FFFF) h = bPeek (\ \$FFFF) < 8 PC = h l	BRK
0x01	ORA	2	6	izx	or with accumu- lator A:=A or adr	NVBDIZC *-*-		P . N = A . 7 P . Z = (A=0) ? 1:0	ORA (\$A5,X)
0x05	ORA	2	3	zp	or with accumu- lator A:=A or adr	NVBDIZC *-*-		P . N = A . 7 P . Z = (A=0) ? 1:0	ORA \$AB

Table 2: Caption