



## 1. Description

### 1.1. Project

Project Name	inverted_pendulum
Board Name	custom
Generated with:	STM32CubeMX 6.0.0
Date	11/30/2020


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100

### 1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

## 2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	GPIO_EXTI0	Button
25	PA2	I/O	USART2_TX	
26	PA3	I/O	USART2_RX	
27	VSS	Power		
28	VDD	Power		
31	PA6	I/O	TIM3_CH1	
32	PA7	I/O	TIM3_CH2	
40	PE9	I/O	TIM1_CH1	
42	PE11	I/O	TIM1_CH2	
49	VCAP_1	Power		
50	VDD	Power		
59	PD12 *	I/O	GPIO_Output	LED_G
60	PD13 *	I/O	GPIO_Output	LED_O
61	PD14 *	I/O	GPIO_Output	LED_R
62	PD15 *	I/O	GPIO_Output	LED_B
64	PC7	I/O	GPIO_EXTI7	START_POS
66	PC9	I/O	GPIO_EXTI9	END_POS
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
90	PB4 *	I/O	GPIO_Output	MOTOR_IN2
91	PB5 *	I/O	GPIO_Output	MOTOR_IN1
92	PB6	I/O	TIM4_CH1	MOTOR_PWM
94	BOOT0	Boot		
99	VSS	Power		
100	VDD	Power		

\* The pin is affected with an I/O function



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	inverted_pendulum
Project Folder	C:\Users\mrmga\Documents\GitHub\Inverted_pendulum\Software\inverted_pend
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	IP Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_TIM4_Init	TIM4
5	MX_TIM1_Init	TIM1
6	MX_TIM3_Init	TIM3
7	MX_TIM10_Init	TIM10
8	MX_TIM11_Init	TIM11
9	MX_TIM13_Init	TIM13
10	MX_USART2_UART_Init	USART2
11	MX_TIM6_Init	TIM6





## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	DS8626_Rev8

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	FLASH	n/a
<b>CPU Frequency</b>	168 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	46 mA	280 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	210.0	0.0
<b>Ta Max</b>	98.47	104.96
<b>Category</b>	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

## 6.6. Chart



## 7. IPs and Middleware Configuration

### 7.1. GPIO

### 7.2. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

##### 7.2.1. Parameter Settings:

###### System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	3 WS (4 CPU cycle)

###### RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

###### Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

### 7.3. SYS

#### Timebase Source: SysTick

### 7.4. TIM1

#### Combined Channels: Encoder Mode

##### 7.4.1. Parameter Settings:

###### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

###### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

### Encoder:

Encoder Mode

### Encoder Mode TI1 and TI2 \*

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity

Rising Edge

IC Selection

Direct

Prescaler Division Ratio

No division

Input Filter

0

\_\_\_\_ Parameters for Channel 2 \_\_\_\_

Polarity

Rising Edge

IC Selection

Direct

Prescaler Division Ratio

No division

Input Filter

0

## 7.5. TIM3

### Combined Channels: Encoder Mode

#### 7.5.1. Parameter Settings:

### Counter Settings:

Prescaler (PSC - 16 bits value)

0

Counter Mode

Up

Counter Period (AutoReload Register - 16 bits value )

65535

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection

Reset (UG bit from TIMx\_EGR)

### Encoder:

Encoder Mode

### Encoder Mode TI1 and TI2 \*

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity

Rising Edge

IC Selection

Direct

Prescaler Division Ratio

No division

Input Filter

**15 \***

\_\_\_\_ Parameters for Channel 2 \_\_\_\_

Polarity

Rising Edge

IC Selection

Direct

Prescaler Division Ratio

No division

Input Filter

**15 \***

## 7.6. TIM4

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>249 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>99 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.7. TIM6

**mode: Activated**

### 7.7.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>999 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>1999 *</b>
auto-reload preload	Disable

#### **Trigger Output (TRGO) Parameters:**

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

## 7.8. TIM10

**mode: Activated**

### 7.8.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>9999 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>4999 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

## 7.9. TIM11

**mode: Activated**

### 7.9.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>999 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>4999 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

## 7.10. TIM13

**mode: Activated**

### 7.10.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	<b>999 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>49 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

7.11. USART2

Mode: Asynchronous

7.11.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value



## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
RCC	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	<b>Pull-up *</b>	Low	
	PA7	TIM3_CH2	Alternate Function Push Pull	<b>Pull-up *</b>	Low	
TIM4	PB6	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	MOTOR_PWM
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
GPIO	PA0-WKUP	GPIO_EXTI0	<b>External Interrupt Mode with Falling edge trigger detection</b>	No pull-up and no pull-down	n/a	Button
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_G
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_O
	PD14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_R
	PD15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_B
	PC7	GPIO_EXTI7	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	START_POS
	PC9	GPIO_EXTI9	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	END_POS
	PB4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR_IN2
	PB5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MOTOR_IN1

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
TIM4_CH1	DMA1_Stream0	Memory To Peripheral	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low
TIM3_CH4/UP	DMA1_Stream2	Peripheral To Memory	<b>Very High *</b>

### TIM4\_CH1: DMA1\_Stream0 DMA request Settings:

Mode: **Circular \***  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Half Word  
 Memory Data Width: Half Word

### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: **Circular \***  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Byte  
 Memory Data Width: Byte

### USART2\_TX: DMA1\_Stream6 DMA request Settings:

Mode: **Circular \***  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Byte  
 Memory Data Width: Byte

### TIM3\_CH4/UP: DMA1\_Stream2 DMA request Settings:

Mode: **Circular \***

Use fifo:	Disable
Peripheral Increment:	Disable
Memory Increment:	<b>Enable *</b>
Peripheral Data Width:	Half Word
Memory Data Width:	Half Word

### 8.3. NVIC configuration

#### 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line0 interrupt	true	0	0
DMA1 stream0 global interrupt	true	0	0
DMA1 stream2 global interrupt	true	0	0
DMA1 stream5 global interrupt	true	0	0
DMA1 stream6 global interrupt	true	0	0
EXTI line[9:5] interrupts	true	0	0
TIM1 break interrupt and TIM9 global interrupt	true	0	0
TIM1 update interrupt and TIM10 global interrupt	true	0	0
TIM1 trigger and commutation interrupts and TIM11 global interrupt	true	0	0
TIM4 global interrupt	true	0	0
USART2 global interrupt	true	0	0
TIM8 update interrupt and TIM13 global interrupt	true	0	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM3 global interrupt	unused		
FPU global interrupt	unused		

#### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	true	true	false
Hard fault interrupt	true	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Memory management fault	true	true	false
Pre-fetch fault, memory access fault	true	true	false
Undefined instruction or illegal state	true	true	false
System service call via SWI instruction	true	true	false
Debug monitor	true	true	false
Pendable request for system service	true	true	false
System tick timer	true	true	true
EXTI line0 interrupt	true	true	true
DMA1 stream0 global interrupt	true	true	true
DMA1 stream2 global interrupt	true	true	true
DMA1 stream5 global interrupt	true	true	true
DMA1 stream6 global interrupt	true	true	true
EXTI line[9:5] interrupts	true	true	true
TIM1 break interrupt and TIM9 global interrupt	true	true	true
TIM1 update interrupt and TIM10 global interrupt	true	true	true
TIM1 trigger and commutation interrupts and TIM11 global interrupt	true	true	true
TIM4 global interrupt	true	true	true
USART2 global interrupt	true	true	true
TIM8 update interrupt and TIM13 global interrupt	true	true	true
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	true	true

\* User modified value

## 9. System Views

### 9.1. Category view

#### 9.1.1. Current

Middleware						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
DMA ✓		TIM1 ✓	USART2 ✓			
GPIO ✓		TIM3 ✓				
NVIC ✓		TIM4 ✓				
RCC ✓		TIM6 ✓				
SYS ✓		TIM10 ✓				
		TIM11 ✓				
		TIM13 ✓				

## 10. Docs & Resources

Type	Link
Datasheet	<a href="http://www.st.com/resource/en/datasheet/DM00037051.pdf">http://www.st.com/resource/en/datasheet/DM00037051.pdf</a>
Reference manual	<a href="http://www.st.com/resource/en/reference_manual/DM00031020.pdf">http://www.st.com/resource/en/reference_manual/DM00031020.pdf</a>
Programming manual	<a href="http://www.st.com/resource/en/programming_manual/DM00046982.pdf">http://www.st.com/resource/en/programming_manual/DM00046982.pdf</a>
Errata sheet	<a href="http://www.st.com/resource/en/errata_sheet/DM00037591.pdf">http://www.st.com/resource/en/errata_sheet/DM00037591.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00167594.pdf">http://www.st.com/resource/en/application_note/CD00167594.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00211314.pdf">http://www.st.com/resource/en/application_note/CD00211314.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00249778.pdf">http://www.st.com/resource/en/application_note/CD00249778.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00259245.pdf">http://www.st.com/resource/en/application_note/CD00259245.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264321.pdf">http://www.st.com/resource/en/application_note/CD00264321.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264342.pdf">http://www.st.com/resource/en/application_note/CD00264342.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264379.pdf">http://www.st.com/resource/en/application_note/CD00264379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00024853.pdf">http://www.st.com/resource/en/application_note/DM00024853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00025071.pdf">http://www.st.com/resource/en/application_note/DM00025071.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00040802.pdf">http://www.st.com/resource/en/application_note/DM00040802.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00040808.pdf">http://www.st.com/resource/en/application_note/DM00040808.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00042534.pdf">http://www.st.com/resource/en/application_note/DM00042534.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00046011.pdf">http://www.st.com/resource/en/application_note/DM00046011.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00050879.pdf">http://www.st.com/resource/en/application_note/DM00050879.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00072315.pdf">http://www.st.com/resource/en/application_note/DM00072315.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073742.pdf">http://www.st.com/resource/en/application_note/DM00073742.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073853.pdf">http://www.st.com/resource/en/application_note/DM00073853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00080497.pdf">http://www.st.com/resource/en/application_note/DM00080497.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00081379.pdf">http://www.st.com/resource/en/application_note/DM00081379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00115714.pdf">http://www.st.com/resource/en/application_note/DM00115714.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00123028.pdf">http://www.st.com/resource/en/application_note/DM00123028.pdf</a>

Application note [http://www.st.com/resource/en/application\\_note/DM00129215.pdf](http://www.st.com/resource/en/application_note/DM00129215.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00154959.pdf](http://www.st.com/resource/en/application_note/DM00154959.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00160482.pdf](http://www.st.com/resource/en/application_note/DM00160482.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00213525.pdf](http://www.st.com/resource/en/application_note/DM00213525.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00220769.pdf](http://www.st.com/resource/en/application_note/DM00220769.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00257177.pdf](http://www.st.com/resource/en/application_note/DM00257177.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272912.pdf](http://www.st.com/resource/en/application_note/DM00272912.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00226326.pdf](http://www.st.com/resource/en/application_note/DM00226326.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00236305.pdf](http://www.st.com/resource/en/application_note/DM00236305.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00263732.pdf](http://www.st.com/resource/en/application_note/DM00263732.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00281138.pdf](http://www.st.com/resource/en/application_note/DM00281138.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00296349.pdf](http://www.st.com/resource/en/application_note/DM00296349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00327191.pdf](http://www.st.com/resource/en/application_note/DM00327191.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00354244.pdf](http://www.st.com/resource/en/application_note/DM00354244.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00373474.pdf](http://www.st.com/resource/en/application_note/DM00373474.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00315319.pdf](http://www.st.com/resource/en/application_note/DM00315319.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00380469.pdf](http://www.st.com/resource/en/application_note/DM00380469.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00395696.pdf](http://www.st.com/resource/en/application_note/DM00395696.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00431633.pdf](http://www.st.com/resource/en/application_note/DM00431633.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00493651.pdf](http://www.st.com/resource/en/application_note/DM00493651.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00536349.pdf](http://www.st.com/resource/en/application_note/DM00536349.pdf)