

LM339B, LM2901B, LM339, LM239, LM139, LM2901 Quad Differential Comparators

1 Features

- NEW LM339B and LM2901B
- · Improved specifications of B-version
 - Maximum rating: up to 38V
 - ESD rating (HBM): 2kV
 - Low input offset: 0.37mV
 - Low input bias current: 3.5nA
 - Low supply-current: 200µA per comparator
 - Faster response time of 1µsec
 - Extended temperature range for LM339B
- B-version is drop-in replacement for LM239, LM339 and LM2901, A and V versions
- Common-mode input voltage range includes ground
- Differential input voltage range equal to maximumrated supply voltage: ±38V
- · Low output saturation voltage
- · Output compatible with TTL, MOS, and CMOS
- For single version, see the TL331B
- For dual version, see the LM393B or LM2903B

2 Applications

- Vacuum robot
- Single phase UPS
- Server PSU
- · Cordless power tool
- · Wireless infrastructure
- Applicances
- Building automation
- · Factory automation & control
- Motor drives
- · Infotainment & cluster

3 Description

The LM339B and LM2901B devices are the next generation versions of the industry-standard LM339 and LM2901 comparator family. These next generation B-version comparators feature lower offset voltage, higher supply voltage capability, lower supply current, lower input bias current, lower propagation delay, and improved 2 kV ESD performance and input ruggedness through dedicated ESD clamps. The LM339B and LM2901B can drop-in replace the LM239, LM339 and LM2901, for both "A" and "V" grades.

All devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Quiescent current is independent of the supply voltage.

Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
LM139x, LM239x, LM339x, LM2901x, LM339B, LM2901B	SOIC (14)	8.70mm × 3.90mm
LM239, LM339x, LM2901	PDIP (14)	19.30mm × 6.40mm
LM239, LM2901, LM339B, LM2901B	TSSOP (14)	5.00mm × 4.40mm
LM339x, LM2901	SOP (14)	10.20mm × 5.30mm
LM339x, LM2901	SSOP (14)	6.50mm × 5.30mm
LM2901B	SOT-23 (14)	4.20mm x 2.00mm
LM339B, LM2901B	WQFN (16)	3.00mm x 3.00mm

For all available packages, see the orderable addendum at the end of the data sheet.

Family Comparison Table

Specification	LM339B	LM2901B	LM339 LM339A	LM2901 LM2901A	LM2901V LM2901AV	LM139 LM139A	LM239 LM239A	Units
Supply Voltage	2 to 36	2 to 36	2 to 30	2 to 30	2 to 32	2 to 30	2 to 30	V
Total Supply Current (5V to 36V max)	0.8 to 1	0.8 to 1	1 to 2.5	1 to 2.5	1 to 2.5	1 to 2.5	1 to 2.5	mA
Temperature Range	-40 to 85	-40 to 125	0 to 70	-40 to 125	-40 to 125	-55 to 125	-25 to 85	°C
ESD (HBM)	2000	2000	2000	2000	2000	2000	2000	V
Offset Voltage (Max over temp)	± 5.5	± 5.5	± 9 ± 4	± 15 ± 4	± 15 ± 4	± 9 ± 4	± 9 ± 4	mV
Input Bias Current (typ / max)	3.5 / 25	3.5 / 25	25 / 250	25 / 250	25 / 250	25 / 100	25 / 250	nA
Response Time (typ)	1	1	1.3	1.3	1.3	1.3	1.3	µsec



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Other Versions	3
5 Pin Configuration and Functions	4
6 Specifications	5
6.1 Absolute Maximum Ratings for LM339B and	
LM2901B	
6.2 Absolute Maximum Ratings for Non-B Versions	
6.3 ESD Ratings	6
6.4 Recommended Operating Conditions for	
LM339B and LM2901B	6
6.5 Recommended Operating Conditions, Non-B	
Versions	
6.6 Thermal Information	
6.7 Electrical Characteristics for LM339B	
6.8 Electrical Characteristics for LM2901B	
6.9 Electrical Characteristics for LM139 and LM139A	
6.10 Electrical Characteristics for LMx39 and LMx39A	10
6.11 Electrical Characteristics for LM2901,	
LM2901V and LM2901AV	.11
6.12 Switching Characteristics for LM139 and	
LM139A	.12
6.13 Switching Characteristics for LM339B and	
LM2901B	12

6.14 Switching Characteristics for LMx39 and LMx39	A12
6.15 Switching Characteristics for LM2901	12
6.16 Typical Characteristics	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	19
7.3 Feature Description	
7.4 Device Functional Modes	19
8 Application and Implementation	20
8.1 Application Information	20
8.2 Typical Application	20
8.3 Power Supply Recommendations	22
8.4 Layout	22
9 Device and Documentation Support	23
9.1 Related Links	23
9.2 Receiving Notification of Documentation Updates	<mark>23</mark>
9.3 Support Resources	23
9.4 Trademarks	23
9.5 Electrostatic Discharge Caution	23
9.6 Glossary	23
10 Revision History	24
11 Mechanical, Packaging, and Orderable	
Information	25



4 Other Versions

OTHER QUALIFIED VERSIONS OF LM139-SP, LM239A, LM2901, LM2901AV, LM2901V:

Automotive Q100: LM239A-Q1, LM2901B-Q1, LM2901-Q1, LM2901AV-Q1, LM2901V-Q1

Enhanced Product: LM239A-EP

Space: LM139-SP



5 Pin Configuration and Functions





Figure 5-1. D, DB, N, NS, PW Packages 14-Pin SOIC, SSOP, PDIP, SOP, TSSOP Top View



NOTE: Connect exposed thermal pad directly to GND pin.

Figure 5-2. RTE Package 16-Pad WQFN With Exposed Thermal Pad Top View

Table 5-1. Pin Functions

PIN				
NAME ⁽¹⁾	D, DB, N, NS, PW, DYY, J	WQFN	I/O	DESCRIPTION
OUT1 (1)	1	16	Output	Output pin of the comparator 2
OUT2 (1)	2	15	Output	Output pin of the comparator 1
V _{CC}	3	1	_	Positive supply
IN2- ⁽¹⁾	4	5	Input	Negative input pin of the comparator 1
IN2+ ⁽¹⁾	5	6	Input	Positive input pin of the comparator 1
IN1- ⁽¹⁾	6	2	Input	Negative input pin of the comparator 2
IN1+ ⁽¹⁾	7	4	Input	Positive input pin of the comparator 2
IN3-	8	7	Input	Negative input pin of the comparator 3
IN3+	9	8	Input	Positive input pin of the comparator 3
IN4-	10	9	Input	Negative input pin of the comparator 4
IN4+	11	11	Input	Positive input pin of the comparator 4
GND	12	12	_	Negative supply
OUT4	13	13	Output	Output pin of the comparator 4
OUT3	14	14	Output	Output pin of the comparator 3
NC	_	3	_	No Internal Connection - Leave floating or GND
NC	_	10	_	No Internal Connection - Leave floating or GND
Thermal Pad	_	PAD	_	Connect directly to GND pin

⁽¹⁾ Some manufacturers transpose the names of channels 1 & 2. Electrically the pinouts are identical, just a difference in the channel naming convention.



6 Specifications

6.1 Absolute Maximum Ratings for LM339B and LM2901B

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage: V _S = (V+) – (V–)	-0.3	38	V
Differential input voltage : V _{ID} ⁽²⁾		±38	V
Input pins (IN+, IN–)	-0.3	38	V
Current into input pins (IN+, IN-)		-50	mA
Output pin (OUT)	-0.3	38	V
Output sink current		25	mA
Output short-circuit duration ⁽³⁾		Unlimited	s
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

- (2) Differential voltages are at IN+ with respect to IN-
- (3) Short circuits from outputs to V+ can cause excessive heating and eventual destruction.

6.2 Absolute Maximum Ratings for Non-B Versions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾			36	V
V _{ID}	Differential input voltage ⁽³⁾			±36	V
VI	Input voltage range (either input)			36	V
I _K	Input current ⁽⁵⁾			-50	mA
Vo	Output voltage			36	V
Io	Output current			20	mA
	Duration of output short circuit to ground ⁽⁴⁾		Unlin	nited	
TJ	Operating virtual-junction temperature			150	°C
	Case temperature for 60s	FK package		260	°C
	Lead temperature 1.6mm (1/16in) from case for 60s	J package		300	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground.
- (3) Differential voltages are at xIN+ with respect to xIN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
- (5) Input current flows through parasitic diode to ground and can turn on parasitic transistors that can increase I_{CC} and can cause output to be incorrect. Normal operation resumes when the input is removed.



6.3 ESD Ratings

				VALUE	UNIT
	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
		discharge Human-body model (CDM), per ANSI/ESDA/JEDEC JS-002	Human-body model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

6.4 Recommended Operating Conditions for LM339B and LM2901B

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage: $V_S = (V+) - (V-)$	2	36	V
Ambient temperature, T _{A,} LM339B	-40	85	°C
Ambient temperature, T _{A,} LM2901B	-40	125	°C
Input Voltage Range, V _{IVR}	(V-) - 0.1	(V+) - 2.0	V

6.5 Recommended Operating Conditions, Non-B Versions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Non-V devices	2	30	V
	Supply voltage	V devices	2	32	V
TJ		LM139x	- 55	125	
	lunation tomporatura	LM239x	-25	85	°C
	Junction temperature	LM339x	-0	70	
		LM2901x	-40	125	

6.6 Thermal Information

			All Devices					
THERMAL METRIC(1)		N (PDIP)	D (SOIC)	PW (TSSOP)	DB (SSOP)	NS (SOP)	RTE (QFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.9	111.2	136.6	111.8	96.2	67.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	93.8	66.9	66.6	63.6	56.1	72.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.7	67.8	79.8	60.5	56.9	43.1	°C/W
Ψлт	Junction-to-top characterization parameter	60.4	28.0	17.8	26.2	24.8	6.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	76.7	67.4	79.3	58.5	56.4	42.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	-	-	-	-	26.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semicondctor and IC Package Thermal Metrics report, SPRA953.



6.7 Electrical Characteristics for LM339B

 $V_S = 5V$, $V_{CM} = (V-)$; $T_A = 25$ °C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Innut offeet veltage	V _S = 5 to 36V	-3.5	±0.37	3.5	m) /
V _{IO}	Input offset voltage	V _S = 5 to 36V, T _A = -40°C to +85°C	-5.5		5.5	mV
	Innut his a surrent			-3.5	-25	nA
I _B	Input bias current	T _A = -40°C to +85°C			-50	nA
1	Input offeet ourrent		-25	±0.5	25	nA
los	Input offset current	$T_A = -40$ °C to +85°C	-50		50	nA
	Common mode range (1)	V _S = 3 to 36V	(V-)		(V+) – 1.5	V
V _{CM}		V _S = 3 to 36V, T _A = -40°C to +85°C	(V-)		(V+) - 2.0	V
A _{VD}	Large signal differential voltage amplification	$V_S = 15V$, $V_O = 1.4V$ to 11.4V; $R_L \ge 15k$ to $(V+)$	50	200		V/mV
	Law level output Veltage	I _{SINK} ≤ 4mA, V _{ID} = -1V		110	400	mV
V _{OL}	Low level output Voltage {swing from (V–)}	I _{SINK} ≤ 4mA, V _{ID} = -1V T _A = -40°C to +85°C			550	mV
	High-level output leakage current	(V+) = V _O = 5V; V _{ID} = 1V		0.1	50	nA
I _{OH-LKG}	nigh-level output leakage current	(V+) = V _O = 36V; V _{ID} = 1V			100	nA
I _{OL}	Low level output current	V _{OL} = 1.5V; V _{ID} = -1V; V _S = 5V	6	21		mA
I.	Quiescent current (all comparators)	V _S = 5V, no load		0.8	1.2	mA
IQ	Quiescent current (all comparators)	V _S = 36V, no load, T _A = -40°C to +85°C		1	1.6	mA

⁽¹⁾ When the voltage at either input goes negative by more than 0.3V, the output can be incorrect and excessive input current can flow. The upper end of the common-mode voltage range is limited by V_{CC} – 2V. However only one input needs to be in the valid common mode range, the other input can go up the maximum V_{CC} level and the comparator provides a proper output state. Either or both inputs can go to maximum V_{CC} level without damage.



6.8 Electrical Characteristics for LM2901B

 $V_S = 5V$, $V_{CM} = (V-)$; $T_A = 25$ °C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Innut offeet veltage	V _S = 5 to 36V	-3.5	±0.37	3.5	mV
V _{IO}	Input offset voltage	V _S = 5 to 36V, T _A = -40°C to +125°C	-5.5		5.5	IIIV
	Innut his a surrent			-3.5	-25	nA
I _B	Input bias current	T _A = -40°C to +125°C			-50	nA
1	Input offset current		-25	±0.5	25	nA
los	Input offset current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-50		50	nA
V	Common mode range (1)	V _S = 3 to 36V	(V-)		(V+) – 1.5	V
V _{CM}	Common mode range V	$V_S = 3 \text{ to } 36V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	(V-)		(V+) - 2.0	V
A _{VD}	Large signal differential voltage amplification	$V_S = 15V$, $V_O = 1.4V$ to 11.4V; $R_L \ge 15k$ to (V+)	50	200		V/mV
	Law level output Voltage	I _{SINK} ≤ 4mA, V _{ID} = -1V		110	400	mV
V _{OL}	Low level output Voltage {swing from (V–)}	$I_{SINK} \le 4mA, V_{ID} = -1V$ $T_A = -40$ °C to +125°C			550	mV
	High level output leakage current	(V+) = V _O = 5V; V _{ID} = 1V		0.1	50	nA
I _{OH-LKG}	High-level output leakage current	(V+) = V _O = 36V; V _{ID} = 1V			100	nA
I _{OL}	Low level output current	V _{OL} = 1.5V; V _{ID} = -1V; V _S = 5V	6	21		mA
	Quiescent current (all comparators)	V _S = 5V, no load		0.8	1.2	mA
IQ	Quiescent current (all comparators)	V _S = 36V, no load, T _A = -40°C to +125°C		1	1.6	mA

⁽¹⁾ When the voltage at either input goes negative by more than 0.3V, the output can be incorrect and excessive input current can flow. The upper end of the common-mode voltage range is limited by V_{CC} – 2V. However only one input needs to be in the valid common mode range, the other input can go up the maximum V_{CC} level and the comparator provides a proper output state. Either or both inputs can go to maximum V_{CC} level without damage.



6.9 Electrical Characteristics for LM139 and LM139A

at specified free-air temperature, V_{CC} = 5V (unless otherwise noted)

	PARAMETER	TEST COL	UDITIONS(1)	T (2)	LM	139		LM ²	139A		UNIT
	PARAIVIETER	TEST COI	NDITIONS ⁽¹⁾	T _A (2)	MIN	TYP	MAX	MIN	TYP	MAX	UNII
.,		$V_{CC} = 5V \text{ to } 3$		25°C		2	5		1	2	.,
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR} m$ $V_O = 1.4V$	ın,	Full range			9			4	mV
l. a	Input offset current	\/ ₀ = 1.4\/		25°C		3	25		3	25	nA
I _{IO}	input onset current	V _O = 1.4V		Full range			100			100	IIA
1	Input bias current	V _O = 1.4V		25°C		-25	-100		-25	-100	nA
I _{IB}	input bias current	VO - 1.4V		Full range			-300			-300	ПА
V	Common-mode input-			25°C	0 to V _{CC} - 1.5			0 to V _{CC} - 1.5			V
V _{ICR}	voltage range ⁽³⁾			Full range	0 to V _{CC} - 2			0 to V _{CC} - 2			v
A _{VD}	Large-signal differential- voltage amplification	$V_{CC+} = \pm 7.5 \ V_{O} = -5 \ V_{O}$		25°C		200		50	200		V/mV
	High-level output current	V _{ID} = 1V	V _{OH} = 5V	25°C		0.1			0.1		nA
Іон	r ligh-level output current	VID - IV	V _{OH} = 30V	Full range			1			1	μΑ
V	Low-level output voltage	V _{ID} = -1V,	I _{OL} = 4mA	25°C		150	400		150	400	mV
V _{OL}	Low-level output voltage	V _{ID} 1 V,	7 _{ID} – -1V, I _{OL} – 4IIIA		Il range		700			700	IIIV
I _{OL}	Low-level output current	$V_{ID} = -1V$,	$V_{OL} = -1V$, $V_{OL} = 1.5V$		6	16		6	16		mA
I _{CC}	Supply current (four comparators)	V _O = 2.5V,	No load	25°C		0.8	2		0.8	2	mA

⁽¹⁾ All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽²⁾ Full range (MIN to MAX) for LM139 and LM139A is –55°C to +125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽³⁾ The voltage at either input or common-mode must not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC+} – 1.5V; however, one input can exceed V_{CC}, and the comparator provides a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30V without damage.



6.10 Electrical Characteristics for LMx39 and LMx39A

at specified free-air temperature, V_{CC} = 5V (unless otherwise noted)

	PARAMETER	TEST COI	NDITIONS ⁽¹⁾	T _A (2)	LM: LM:				39A 39A		UNIT	
					MIN	TYP	MAX	MIN	TYP	MAX		
		V_{CC} = 5V to 3		25°C		2	5		1	3		
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}$ mir $V_{O} = 1.4V$	١,	Full range			9			4	mV	
I _{IO}	Input offset current	V _O = 1.4V		25°C		5	50		5	50	nA	
IIO	input onset current	VO = 1.4V		Full range			150			150	11/4	
I _{IB}	Input bias current	V _O = 1.4V		25°C		-25	-250		-25	-250	nA	
IIB	iliput bias culterit	VO - 1.4V		Full range			-400			-400	IIA	
	Common-mode input-				0 to V _{CC} - 1.5			0 to V _{CC} - 1.5			V	
V _{ICR}	voltage range ⁽³⁾			Full range	0 to V _{CC} - 2			0 to V _{CC} - 2	-		V	
A _{VD}	Large-signal differential- voltage amplification	V_{CC} = 15V, V_{O} = 1.4V to Ω $R_{L} \ge 15k\Omega$ to		25°C	50	200		50	200		V/mV	
	High-level output current	V _{ID} = 1V	V _{OH} = 5V	25°C		0.1	50		0.1	50	nA	
Іон	riigii-ievei output current	VID - 1 V	V _{OH} = 30V	Full range			1			1	μΑ	
V	Low-level output voltage	V _{ID} = -1V,	I _{OI} = 4mA	25°C		150	400		150	400	mV	
V _{OL}	Low-level output voltage	V _{ID} 1 V,	IOL - 4IIIA	Full range			700			700	IIIV	
I _{OL}	Low-level output current	$V_{ID} = -1V$,	$V_{OL} = -1V$, $V_{OL} = 1.5V$		6	16		6	16		mA	
I _{CC}	Supply current (four comparators)	V _O = 2.5V,	No load	25°C		0.8	2		0.8	2	mA	

⁽¹⁾ All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽²⁾ Full range (MIN to MAX) for LM239/LM239A is -25°C to +85°C, and for LM339/LM339A is 0°C to 70°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽³⁾ The voltage at either input or common-mode must not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC+} – 1.5V; however, one input can exceed V_{CC}, and the comparator provides a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30V without damage.



6.11 Electrical Characteristics for LM2901, LM2901V and LM2901AV

at specified free-air temperature, V_{CC} = 5V (unless otherwise noted)

	DADAMETED	TEST COMP	TIONS(1)	- (2)	LM2	901		UNIT	
	PARAMETER	TEST CONDI	HONS	T _A ⁽²⁾	MIN	TYP	MAX	UNII	
			Non-A devices	25°C		2	7		
.,	Input offset voltage	$V_{IC} = V_{ICR} min,$	Non-A devices	Full range			15	mV	
V_{IO}	input onset voltage	$V_{\rm O} = 1.4V,$ $V_{\rm CC} = 5V \text{ to MAX}^{(3)}$	A-suffix devices	25°C		1	2	IIIV	
			A-sullix devices	Full range			4		
1	Input offset surrent	\/ - 1 4\/		25°C		5	50	nA	
I _{IO}	Input offset current	V _O = 1.4V		Full range			200	ΠA	
	Input bias current	V _O = 1.4V		25°C		-25	-250	nA	
I _{IB}	iliput bias current	V _O - 1.4V		Full range		'	-500	IIA	
V	Common-mode input-			25°C	0 to V _{CC} - 1.5			V	
V _{ICR}	voltage range ⁽⁴⁾			Full range	0 to V _{CC} - 2			V	
A _{VD}	Large-signal differential- voltage amplification	V_{CC} = 15V, V_{O} = 1.4V to 1 $R_{L} \ge 15k\Omega$ to V_{CC}	11.4V,	25°C	25	100		V/mV	
	High-level output current	V _{ID} = 1V	V _{OH} = 5V	25°C		0.1	50	nA	
I _{OH}	nign-level output current	VID - IV	$V_{OH} = V_{CC} MAX^{(3)}$	Full range			1	μA	
			Non-V devices	25°C		150	500		
V_{OL}	Low-level output voltage	$V_{ID} = -1V,$ $I_{OL} = 4mA$	V-suffix devices	25 C		150	400	mV	
		OL	All devices	Full range			700		
I _{OL}	Low-level output current	$V_{ID} = -1V$,	V _{OL} = 1.5V	25°C	6	16		mA	
	Supply current	V _O = 2.5V,	V _{CC} = 5V	25°C		0.8	2	mA	
I _{CC}	(four comparators)	No load	V _{CC} = MAX ⁽³⁾	25 0		1	2.5	ША	

⁽¹⁾ All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽²⁾ Full range (MIN to MAX) for LM2901 is –40°C to +125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽³⁾ V_{CC} MAX = 30V for non-V devices, and 32V for V-suffix devices

⁽⁴⁾ The voltage at either input or common-mode must not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC+} – 1.5V; however, one input can exceed V_{CC}, and the comparator provides a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to V_{CC} MAX without damage.



6.12 Switching Characteristics for LM139 and LM139A

 V_{CC} = 5V, T_A = 25°C

PARAMETER	TEST CON	TEST CONDITIONS					
		TYP					
Response time	R _L connected to 5V through 5.1kΩ,	100mV input step with 5mV overdrive	1.3				
Response une	$C_L = 15pF^{(1)}(2)$	TTL-level input step	0.3	μs			

- (1) C_L includes probe and jig capacitance.
- (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.

6.13 Switching Characteristics for LM339B and LM2901B

 $V_S = 5V$, $V_{OPULLUP} = 5V$, $V_{CM} = V_S/2$, $C_L = 15pF$, $R_L = 5.1kOhm$, $T_A = 25^{\circ}C$ (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN TY	MAX	UNIT
t _{response}	Propagation delay time, high-to-low; Small scale input signal (1)	Input overdrive = 5mV, Input step = 100mV	100)	ns
t _{response}	Propagation delay time, high-to-low; TTL input signal ⁽¹⁾	TTL input with V _{ref} = 1.4V	30)	ns

(1) High-to-low and low-to-high refers to the transition at the input.

6.14 Switching Characteristics for LMx39 and LMx39A

 $V_{CC} = 5V, T_A = 25^{\circ}C$

PARAMETER	TEST COND	DITIONS	LM239 LM239A LM339 LM339A	UNIT
			TYP	
Response time	R_L connected to 5V through 5.1kΩ, C_L = 15pF ⁽¹⁾ (2)	100mV input step with 5mV overdrive	1.3	116
Iveshouse mile	$C_L = 15pF^{(1)}(2)$	TTL-level input step	0.3	μs

- (1) C_L includes probe and jig capacitance.
- (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.

6.15 Switching Characteristics for LM2901

 V_{CC} = 5V, T_A = 25°C


PARAMETER	TEST COND	ITIONIS	LM2901	UNIT
PARAMETER	IESI COND	TYP	UNII	
Response time	R _L connected to 5V through 5.1kΩ,	100mV input step with 5mV overdrive	1.3	
	$C_L = 15pF^{(1)}(2)$	TTL-level input step	0.3	μs

- C_L includes probe and jig capacitance.
- (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.




6.16 Typical Characteristics

 $T_A = 25^{\circ}C$, $V_S = 5V$, $R_{PULLUP} = 5.1k$, $C_L = 15pF$, $V_{CM} = 0V$, $V_{UNDERDRIVE} = 100mV$, $V_{OVERDRIVE} = 100mV$ unless otherwise noted.






 $T_A = 25$ °C, $V_S = 5$ V, $R_{PULLUP} = 5.1$ k, $C_L = 15$ pF, $V_{CM} = 0$ V, $V_{UNDERDRIVE} = 100$ mV, $V_{OVERDRIVE} = 100$ mV unless otherwise noted.






 $T_A = 25$ °C, $V_S = 5$ V, $R_{PULLUP} = 5.1$ k, $C_L = 15$ pF, $V_{CM} = 0$ V, $V_{UNDERDRIVE} = 100$ mV, $V_{OVERDRIVE} = 100$ mV unless otherwise noted.






 $T_A = 25^{\circ}C$, $V_S = 5V$, $R_{PULLUP} = 5.1k$, $C_L = 15pF$, $V_{CM} = 0V$, $V_{UNDERDRIVE} = 100mV$, $V_{OVERDRIVE} = 100mV$ unless otherwise noted.





 $T_A = 25^{\circ}C$, $V_S = 5V$, $R_{PULLUP} = 5.1k$, $C_L = 15pF$, $V_{CM} = 0V$, $V_{UNDERDRIVE} = 100mV$, $V_{OVERDRIVE} = 100mV$ unless otherwise noted.





 $T_A = 25$ °C, $V_S = 5$ V, $R_{PULLUP} = 5.1$ k, $C_L = 15$ pF, $V_{CM} = 0$ V, $V_{UNDERDRIVE} = 100$ mV, $V_{OVERDRIVE} = 100$ mV unless otherwise noted.




Figure 6-31. Response Time for Various Overdrives, High-to-Low Transition




Figure 6-32. Response Time for Various Overdrives, Low-to-High Transition



7 Detailed Description

7.1 Overview

These dual comparators have the ability to operate up to absolute maximum of 36V (38V for the "B" version) on the supply pin. This device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range, low Iq and fast response of the devices.

The open-collector outputs allow the user to level shift to the desired logic level indpendent of VCC, while also enabling AND functionality when multiple outputs are connected together.

7.2 Functional Block Diagram




Figure 7-1. Schematic (Each Comparator)

7.3 Feature Description

The comparator consists of a PNP darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing the comparator to accurately function from ground to V_{CC} – 2V over temperature. A clamp was added around Q3 to mimic the both inputs above input voltage range behavior of the original classic silicon.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The V_{OL} is resistive and scales with the output current. Please see the "Output Low Voltage vs. Output Sinking Current" graphs for V_{OL} values with respect to the output current.

7.4 Device Functional Modes

7.4.1 Voltage Comparison

The comparator operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

Typically, a comparator compares either a single signal to a reference, or to two differnt signals. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMx39 or LM2901x an excellent choice for level shifting to a higher or lower voltage.

8.2 Typical Application




Figure 8-1. Single-ended and Differential Comparator Configurations

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE Input Voltage Range 0V to Vsup-2V Supply Voltage 4.5V to V_{CC} maximum Logic Supply Voltage 0V to V_{CC} maximum Output Current (R_{PULLUP}) 1µA to 4mA Input Overdrive Voltage 100mV 2.5V Reference Voltage Load Capacitance (C_L) 15pF

Table 8-1. Design Parameters

8.2.2 Detailed Design Procedure

When using the LMx39 in a general comparator application, determine the following:

- Input voltage range
- · Minimum overdrive voltage
- Output and drive current
- Response time

8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken in to account. If temperature operation is below 25°C the V_{ICR} can range from 0V to V_{CC} – 2.0V. This limits the input voltage range to as high as V_{CC} – 2.0V and as low as 0V. Operation outside of this range can yield incorrect comparisons.



The following is a list of input voltage situation and the outcomes:

- 1. When both IN- and IN+ are both within the common-mode range:
 - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common-mode and IN+ is within common-mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common-mode and IN- is within common-mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common-mode, see Section 2 of Application Design Guidelines for LM339, LM393, TL331 Family Comparators Including the New B-versions.

8.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}) . To make an accurate comparison, the overdrive voltage (V_{OD}) must be higher than the input offset voltage (V_{IO}) . Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8-2 and Figure 8-3 show positive and negative response times with respect to overdrive voltage.

8.2.2.3 Output and Drive Current

Output current is determined by the load and pullup resistance and logic and pullup voltage. The output current produces a low-level output voltage (V_{OL}) from the comparator, where V_{OL} is proportional to the output current.

The output current can also effect the transient response.


8.2.2.4 Response Time

Response time is a function of input over-drive. See the Typical Characteristics graphs for typical response times. The rise and fall times can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).

- The rise time (τ_R) is approximately τ_R = R_{PULLUP} × C_L
- The fall time (τ_F) is approximately τ_F = R_{CE} × C_L
 - R_{CE} can be determined by taking the slope of Figure 6-31 in the linear region at the desired temperature, or by dividing the V_{OL} by I_{OUT}

8.2.3 Application Curves

Figure 8-2 and Figure 8-3 were generated with scope probe parasitic capacitance of 50pF.



8.3 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

8.4 Layout

8.4.1 Layout Guidelines

For accurate comparator applications without hysteresis maintaining a stable power supply with minimized noise and glitches is critical. Best practice is to add a bypass capacitor between the supply voltage and ground. This can be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the GND pin and system ground.

Minimize coupling between outputs and inverting inputs to prevent output oscillations. Do not run output and inverting input traces in parallel unless there is a V_{CC} or GND trace between output and inverting input traces to reduce coupling. When series resistance is added to inputs, place resistor close to the device.

8.4.2 Layout Example




Figure 8-4. LMx39 Layout Example



9 Device and Documentation Support

9.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM139	Click here	Click here	Click here	Click here	Click here
LM239	Click here	Click here	Click here	Click here	Click here
LM339	Click here	Click here	Click here	Click here	Click here
LM339B	Click here	Click here	Click here	Click here	Click here
LM139A	Click here	Click here	Click here	Click here	Click here
LM239A	Click here	Click here	Click here	Click here	Click here
LM339A	Click here	Click here	Click here	Click here	Click here
LM2901	Click here	Click here	Click here	Click here	Click here
LM2901B	Click here	Click here	Click here	Click here	Click here
LM2901AV	Click here	Click here	Click here	Click here	Click here
LM2901V	Click here	Click here	Click here	Click here	Click here

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary


This glossary lists and explains terms, acronyms, and definitions.



10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision X (October 2023) to Revision Y (Marc	h 2025) Page
Removed legacy devices from Device Information table	
• Updated front page ESD values in Family Comparision Table .	1
Removed legacy device graphs	13
Updated internal schematic	
Changes from Revision W (October 2023) to Revision X (October 2023)	ober 2023) Page
Added LM339B and LM2901B to Device Information Table for	SOT-23/QFN1
Changes from Barisian V (Basambar 2000) to Barisian W (O	otalian (1992)
Changes from Revision V (December 2022) to Revision W (Oc	
Updated thermal tables for new package releases	
Changed Apps Input Voltage Range text to reference appnote	20
Changes from Revision U (November 2018) to Revision V (De	ecember 2022) Page
 Updated the numbering format for tables, figures, and cross-re 	eferences throughout the document 1
· Added "B" version throughout. Added Device Family Table	1
 Changes from Revision T (June 2015) to Revision U (November 2015) Changed LM239x temperature range from 125°C to 85°C in D 	escription section1
Changed data sheet title	
Changed LM293AD to LM239AD in Device Comparison Table	
Added Input Current and related footnote in Absolute Maximus	
Changed layout of Recommended Operating Conditions temporary to the LN00001 Float Change Table	
 Added LM2901V and LMV2901AV to LM2901 Elect Char Table covered 	
Changed "Dual" to "Quad" and removed "Absolute Maximum"	
section text	
Changed and corrected text in Feature Description section Trial And Transfer Description	
Changed Example Values in Typical Application Design Paran Added Bassinian Natification of Bassinian Medicine and Indiana additional Medicine additional Medicine and Indiana additional Medicine additi	
Added Receiving Notification of Documentation Updates section	ɔn23
Changes from Revision S (August 2012) to Revision T (June	
Deleted Ordering Information table.	
Added Military Disclaimer to Features list	
 Added Applications, Device Information table, Pin Configuration Thermal Information table, Feature Description section, Device Implementation section, Power Supply Recommendations sec 	e Functional Modes, Application and
Documentation Support section, and Mechanical, Packaging,	and Orderable Information section. No
specification changes	1





11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



25-Mar-2025



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM139AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	LM139A	
LM139ADG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	LM139A	
LM139ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	LM139	
LM139DG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	LM139	
LM139DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM239AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM239A	
LM239ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADRE4	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-25 to 85		Samples
LM239ADRG4	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-25 to 85		Samples
LM239D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-25 to 85	LM239	
LM239DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	-25 to 85	LM239N	Samples
LM239NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI	-25 to 85		Samples
LM239PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-25 to 85	L239	
LM239PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWRG4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-25 to 85	L239	
LM2901AVQDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2901AV, L2901AV)	Samples
LM2901AVQDRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2901AV, L2901AV)	Samples
LM2901AVQPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2901AV, L2901AV)	Samples





25-Mar-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2901AVQPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2901AV, L2901AV)	Samples
LM2901BIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901B	Samples
LM2901BIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901B	Samples
LM2901BIRTER	ACTIVE	WQFN	RTE	16	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M2901B	Samples
LM2901D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LM2901	
LM2901DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG3	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	LM2901N	Samples
LM2901NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	L2901	
LM2901PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901VQDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQPWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM339AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM339A	
LM339ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADRG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM339A	





25-Mar-2025 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM339AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	0 to 70	LM339AN	Samples
LM339ANE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI	0 to 70		Samples
LM339ANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L339A	
LM339APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339BIDR	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM339B	Samples
LM339BIPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM339B	Samples
LM339BIRTER	ACTIVE	WQFN	RTE	16	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM339B	Samples
LM339D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LM339	
LM339DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NE3	ACTIVE	PDIP	N	14	25	RoHS & Non-Green	SN	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	0 to 70	L339	
LM339PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	L339	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 25-Mar-2025

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM339PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM139, LM239A, LM2901, LM2901AV, LM2901B, LM2901V:

Automotive: LM239A-Q1, LM2901-Q1, LM2901AV-Q1, LM2901B-Q1, LM2901V-Q1

PACKAGE OPTION ADDENDUM

www.ti.com 25-Mar-2025

● Enhanced Product : LM239A-EP

• Space : LM139-SP

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 3-Apr-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM139ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901BIDR	SOIC	D	14	3000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901BIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Apr-2025

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2901BIRTER	WQFN	RTE	16	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM2901DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM339APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339BIDR	SOIC	D	14	3000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339BIPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339BIRTER	WQFN	RTE	16	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LM339DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339NSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 3-Apr-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM139ADR	SOIC	D	14	2500	350.0	350.0	43.0
LM139ADRG4	SOIC	D	14	2500	350.0	350.0	43.0
LM139DR	SOIC	D	14	2500	350.0	350.0	43.0
LM139DRG4	SOIC	D	14	2500	350.0	350.0	43.0
LM139DRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM139DRG4	SOIC	D	14	2500	353.0	353.0	32.0
LM239ADR	SOIC	D	14	2500	353.0	353.0	32.0
LM239DR	SOIC	D	14	2500	353.0	353.0	32.0
LM239PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM239PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901AVQPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901AVQPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901AVQPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901AVQPWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901BIDR	SOIC	D	14	3000	356.0	356.0	35.0
LM2901BIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM2901BIRTER	WQFN	RTE	16	5000	367.0	367.0	35.0
LM2901DR	SOIC	D	14	2500	353.0	353.0	32.0



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Apr-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2901DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM2901DRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM2901DRG4	SOIC	D	14	2500	353.0	353.0	32.0
LM2901NSR	SOP	NS	14	2000	356.0	356.0	35.0
LM2901PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM2901PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901VQPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901VQPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM2901VQPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
LM2901VQPWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM339ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
LM339ADR	SOIC	D	14	2500	353.0	353.0	32.0
LM339ANSR	SOP	NS	14	2000	356.0	356.0	35.0
LM339APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM339APWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0
LM339APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
LM339BIDR	SOIC	D	14	3000	356.0	356.0	35.0
LM339BIPWR	TSSOP	PW	14	3000	356.0	356.0	35.0
LM339BIRTER	WQFN	RTE	16	5000	367.0	367.0	35.0
LM339DBR	SSOP	DB	14	2000	356.0	356.0	35.0
LM339DR	SOIC	D	14	2500	353.0	353.0	32.0
LM339DRG4	SOIC	D	14	2500	353.0	353.0	32.0
LM339DRG4	SOIC	D	14	2500	356.0	356.0	35.0
LM339NSR	SOP	NS	14	2000	356.0	356.0	35.0
LM339PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
LM339PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
LM339PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0

www.ti.com 3-Apr-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM239N	N	PDIP	14	25	506	13.97	11230	4.32
LM239N	N	PDIP	14	25	506.1	9	600	5.4
LM2901N	N	PDIP	14	25	506	13.97	11230	4.32
LM339AN	N	PDIP	14	25	506	13.97	11230	4.32
LM339AN	N	PDIP	14	25	506.1	9	600	5.4
LM339AN	N	PDIP	14	25	506	13.97	11230	4.32
LM339AN	N	PDIP	14	25	506	13.97	11230	4.32
LM339N	N	PDIP	14	25	506	13.97	11230	4.32
LM339N	N	PDIP	14	25	506	13.97	11230	4.32
LM339N	N	PDIP	14	25	506	13.97	11230	4.32
LM339N	N	PDIP	14	25	506.1	9	600	5.4
LM339NE3	N	PDIP	14	25	506.1	9	600	5.4
LM339NE4	N	PDIP	14	25	506	13.97	11230	4.32
LM339NE4	N	PDIP	14	25	506	13.97	11230	4.32
LM339NE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated