

ECE 4525

Lab 11 Report

Jena Mae Francis

Mack Usmanova

## Table of Contents

Introduction .....	3
Procedure .....	4
Conclusion .....	13
Appendix .....	14
Task 1 .....	14
Vhdl .....	14
Tcl.....	15
Xdc .....	16

## Introduction

This lab focused on designing and implementing an asynchronous sequential counter based on a modified version of the SN7490A decade counter. The main objective of this lab was to develop a functional asynchronous counter using VHDL that fits these new specifications. The critical race free state assignment was made as well as an assigned state table. Hardware was implemented to verify the counter worked properly and that it moved through the correct states.

## Procedure

	0	1	$y_2$	$y_3$	$y_4$	$y_1$	$y_0$
a	000	$b_x$	a	b	c	d	0000
b	cy	000	1	c			1000
c	001	dx	k	f			1100
d	ex	001	j	i	h	g	0100
e	010	ry	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	0101
f	gy	010					0111
g	011	rx					0110
h	ix	0011					1110
i	100	rx					1010
j	Kx	000					0010
k	K101	lx					0011
l	ax	0101					0001

	0	1	$y_2$	$y_3$	$y_4$	$y_1$	$y_0$
a	0000	0000 000 1000 x	a	1	1	1	
b	0000	1100 x 1000000	b	1	1	x x x	$y_1$
c	1100	1100001 0100 x	c	1		x x x	p
d	0100	0101 x 0100001	d				
e	0101	0101 010 0111 x	g	1	1		f
f	0111	0110 x 0111010	h	1	1	x x x	$y_1$
g	0110	01101110 x	i	1		x x x	
h	1110	1010 x 1110011	j				k
i	1010	1010100 0001 x					
j	0010	0011 x 0010100					
k	0011	0011101 0001 x					
l	0001	0000 x 0000101					

$y_1 = \bar{c}y_1\bar{y}_4 + y_1\bar{y}_2\bar{y}_3\bar{y}_4 + y_1y_2y_3\bar{y}_4 + \bar{c}y_2y_3\bar{y}_4 + c y_2y_3y_4$

Fig 1: Critical race free state assignment and assigned state table.




Fig 2: rest of the state assignments




Fig 3: Post-route simulation showing a 0-5 loop then showing r0 resetting q and y outputs and then r5 having priority over it.




Fig 4:Breadboard schematic




Fig 5: Project summary page




Fig 6: This shows when the R5 switch on the FPGA board is on the output 5.




Fig 7: This shows when the R0 switch on the FPGA board is on the output 0.




Fig 8: This shows the system in state A where the count is zero and none of the Y LEDS are on.




Fig 9: This shows the system in state C where the count is one and Y1 and Y2 LEDS are on.




Fig 10: This shows the system in state E where the count is two and Y2 and Y4 LEDs are on.




Fig 11: This shows the system in state F where the count is three and Y2 and Y3 LEDs are on.




Fig 12: This shows the system in state G where the count is four and Y1 and Y3 LEDs are on




Fig 13: This shows the system in state I where the count is five and Y3 and Y4 LEDs are on




Fig 14: This shows the oscilloscope view. Channel D8 is Qa, D9 is Qb, D10 is Qc, and D11 is CKA (the photo we saved onto the flash drive saved as a text file for some reason so the only picture we have is of the oscilloscope sorry)

When we change the CKA to a button it immediately goes from state a to state e then from e to k. So, without using a bounce free switch it jumps states randomly.



## Conclusion

This lab successfully demonstrated the design flow for implementing an asynchronous sequential counter based on the modified specifications of the SN7490A decade counter. Post-route simulations confirmed correct timing and correct state changes, verifying that the circuit operated as intended. Hardware was also used to verify the functionality of the circuit. Using DIP switches, bounce-free switches, push buttons, and LEDs, the real-time behavior of the counter was observed and verified. Overall, this lab provided valuable hands-on experience.

# Appendix

## Task 1

### Vhdl

```
-- Company:  
-- Engineer:  
--  
-- Create Date: 11/17/2025 06:47:40 PM  
-- Design Name:  
-- Module Name: mod6 - Behavioral  
-- Project Name:  
-- Target Devices:  
-- Tool Versions:  
-- Description:  
--  
-- Dependencies:  
--  
-- Revision:  
-- Revision 0.01 - File Created  
-- Additional Comments:  
--  
-----  
  
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
--use IEEE.NUMERIC_STD.ALL;  
  
entity mod6 is  
    Port (  
        CKA, RESET, R0, R5: in STD_LOGIC;      -- falling-edge sensitive input clock  
        y1,y2,y3,y4: inout std_logic;          --state variables  
        QA, QB, QC : out STD_LOGIC            --q outputs  
    );  
end mod6;  
  
architecture Behavioral of mod6 is  
  
begin  
  
process(cka, reset,y1,y2,y3,y4,r0,r5)  
begin  
  
if r5 = '1' then    --making sure r5 has priority over r0  
    y1 <= '0';      --this is not taken into the state assignment therefore it has its own code  
    y2 <= '0';  
    y3 <= '0';  
    y4 <= '1';  
    qa <= '1';  
    qb <= '0';  
    qc <= '1';  
else  
    if r0 = '1' then    --r0 = 1 will clear everything  
        y1 <= '0';  
        y2 <= '0';  
        y3 <= '0';  
        y4 <= '0';  
        qa <= '0';  
        qb <= '0';  
        qc <= '0';  
    else  
        y1 <= ((not(cka) and y1 and not(y4))           -- i got the values from my state 8x4  
assignment kmap  
                or (y1 and not(y2) and not(y3) and not(y4))  
                or (y1 and y2 and y3 and not(y4))  
                or (cka and not(y2) and not(y3) and not(y4))  
                or (cka and y2 and y3 and not(y4))) and reset;
```

```

y2 <= ((not(cka) and y1 and not(y3) and not(y4))
        or (y2 and not(y3) and not(y4))
        or (not(y1) and y2)
        or (cka and y2 and not(y4))) and reset;

y3 <= ((cka and not(y1) and y2 and y4)
        or (not(y1) and y2 and y3)
        or (y3 and not(y4))
        or (not(cka) and not(y1) and not(y2) and y3)) and reset;

y4 <= ((cka and not(y1) and not(y2) and y4)
        or (not(cka) and not(y1) and y2 and not(y3))
        or (not(y1) and y2 and not(y3) and y4)
        or (cka and not(y1) and y2 and y4)
        or (not(cka) and not(y1) and not(y2) and y3)
        or (not(y1) and not(y2) and y3 and y4)) and reset;

QA <= ((not(y1) and not(y2) and y4)
        or (y2 and not(y4))) and reset;

QB <= ((not(y1) and y2 and y4)
        or (y2 and y3)) and reset;

QC <= ((not(y1) and not(y2) and y4)
        or (not(y2) and y3)) and reset;
end if;
end if;
end process;
end Behavioral;
```

## Tcl

```

restart

add_force R0 {0 0ns}
add_force R5 {0 0ns}
add_force CKA {0 0ns}
add_force RESET {0 0ns}
run 50ns

add_force RESET {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns
```

```

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force CKA {1 0ns}
run 50ns

add_force CKA {0 0ns}
run 50ns

add_force R0 {1 0ns}
run 50ns

add_force R5 {1 0ns}
run 50ns

```

## Xdc

```

##Switches
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { RESET }];
#IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { R5 }];
#IO_L3N_T0_DQS_EMCCCLK_14 Sch=sw[1]
set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { R0 }];
#IO_L6N_T0_D08_VREF_14 Sch=sw[2]

## LEDs
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { y4 }];
#IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { y3 }];
#IO_L24P_T3_RS1_15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { y2 }];
#IO_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { y1 }];
#IO_L8P_T1_D11_14 Sch=led[3]

set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets y1*];
set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets y2*];
set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets y3*];
set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets y4*];

##Pmod Headers
##Pmod Header JA
set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 } [get_ports { CKA }];
#IO_L20N_T3_A19_15 Sch=ja[1]
set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports { QA }];
#IO_L21N_T3_DQS_A18_15 Sch=ja[2]
set_property -dict { PACKAGE_PIN E18 IOSTANDARD LVCMOS33 } [get_ports { QB }];
#IO_L21P_T3_DQS_15 Sch=ja[3]
set_property -dict { PACKAGE_PIN G17 IOSTANDARD LVCMOS33 } [get_ports { QC }];
#IO_L18N_T2_A23_15 Sch=ja[4]
#set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports { CKA }];
#IO_L12P_T1_MRCC_14 Sch=btnl

```