## eISSN: 2319-1163 | pISSN: 2321-7308

## GAIN IMPROVEMENT OF TWO STAGE OPAMP THROUGH BODY **BIAS IN 45nm CMOS TECHNOLOGY**

### Sanjay Kumar<sup>1</sup>, Pathak Jay<sup>2</sup>, Rajendra Prasad<sup>3</sup>

<sup>1</sup>M.Tech (VLSI & Embedded System), School of Electronics, KIIT University, Orissa, India <sup>2</sup>M.Tech (VLSI & Embedded System), School of Electronics, KIIT University, Orissa, India <sup>3</sup>Assistant Professor, School of Electronics, KIIT University, Orissa, India

#### **Abstract**

Gain is an important parameter of an operational amplifier which decide accuracy and speed of it. Number of design techniques (gain boosting, cascoding, cascoding etc.) available, which may improve gain of an OPAMP. This paper includes body bias technique to improve gain, thereby speeds up operation of an OPAMP. Technology scaling doesn't have much impact on threshold voltage of transistor which leads to reduced DC gain of an OPAMP, thereby slowdown their operation. Body bias technique cross the barrier of threshold voltage limitation of technology scaling, hence OPAMP exhibits improved DC gain. The proposed OP AMP having DC gain of 57.83 dB which is 5dB more than classical OP AMP design using transistor pair Unity gain bandwidth is 74 MHz. The op amp is designed in 45nm CMOS technology; simulation and result were carried out in Cadence with 1.3V power supply.

**Keywords:** Body bias, Pseudo Cascode compensation, and Transistor pair.

\*\*\*

#### 1. INTRODUCTION

High speed analog and mixed signal design require high DC gain. There is an intrinsic performance trade-off between bandwidth and gain while designing an OPAMP. Maximum gain of an OPAMP is obtained by stacking (cascoding) or cascading of stages, operating at minimum bias current. Gain improvement by cascoding approach degrades the output voltage swing. Modern design technique with low supply voltage results in reduction of output voltage swing. However, cascading of amplifier stage, enhance the output signal swing at the cost of phase margin (stability) [1]. Gain of an amplifier, is related to two parameters output impedance (r<sub>d</sub>) and transconductance (g<sub>m</sub>).

$$Gain (A_v) = -g_m r_d$$
 (1)

Therefore IC designer have only two choices to improve DC gain, either increase transconductance (gm) or output impedance (r<sub>d</sub>) [2]. This paper presents body bias technique to improve DC gain of two stage op amp by increasing output impedance as well as transconductance. Design technique uses self bias circuitry to provide biasing. Compensation technique pseudo cascode is being implemented to resolve the stability issue of OPAMP.

#### 2. APPROACH TO GAIN IMPROVEMENT

This section introduces body bias technique and their effect on transistor pair:

#### 2.1 Body Bias

The bulk or body is common to many MOS transistors and is connected to the most negative (positive) supply for NMOS (PMOS) transistors. Such connection reverses biases source bulk and drain bulk junction which is essential for the proper operation of MOS [2].




Fig - 1: Structure of NMOS transistor without body bias

Body effect exists, if potential at the body (B) is somewhat different from the source(S), MOS continues to work properly but some of its characteristics may change. To understand the effect properly, a negative potential is applied to the body which attract more holes to the substrate connection is given in the Figure 2. As a result depletion region becomes wider. Since threshold voltage is function of total charge in the depletion region.

eISSN: 2319-1163 | pISSN: 2321-7308




Fig - 2: Structure of NMOS transistor with body bias

Thus threshold voltage (V<sub>t</sub>) is increased by applying negative potential to the body in accordance with the relation:

$$V_t = V_{t0} + \gamma \left[ \sqrt{2\phi_f + V_{SB}} + \sqrt{2\phi_f} \right] \tag{2}$$

Where  $V_{t0}$  is the threshold voltage when  $V_{SB} = 0$ ,  $\Phi_f$  is a physical parameter,  $\gamma$  is a fabrication process parameter.

$$\gamma = \frac{\sqrt{2qN_A\epsilon_{si}}}{C_{ox}} \tag{3}$$

The supply voltages are reducing while threshold voltages are remaining relatively constant due to continuous evolution of CMOS technology. As a result reduced gain is achieved from CMOS technology. IC Designer applies body bias to MOS in order to reduce the threshold voltage of MOSFET and achieve high gain [5].

#### 2.2 Transistor Pair

Transistor pair is combination of two transistors M<sub>a</sub> and M<sub>b</sub>, whose gate are tied together. Channel length of each transistor M<sub>a</sub> and M<sub>b</sub> in transistor pair is 45nm, where as width may vary to each other.




Fig – 3: Schematic of Transistor pair with body bias

In case of NMOS transistor pair, transistor Ma operates in saturation region while M<sub>b</sub> in triode. As bias voltage (V<sub>Bias</sub>) is applied to the body of Ma its threshold voltage (V<sub>THa</sub>) dropped, resulting gate to source voltage (V<sub>GSa</sub>) of M<sub>a</sub> increased. Drain to source voltage (V<sub>DSb</sub>) of M<sub>b</sub> is increased due to increment in V<sub>GSa</sub>, which drive transistor M<sub>a</sub> from triode to edge of saturation region, hence output impedance of transistor pair is increased. Similarly, output impedance of PMOS is increased by applying suitable bias voltage to body of transistor M<sub>a</sub> of transistor pair.

#### 3. COMPANSATION TECHNIQUE

Transistor mismatch and temperature variation affects the stability of an OPAMP, therefore to make it stable a compensation network (pseudo cascode) is added in between input stage and output gain stage of an op amp. In pseudo cascode compensation, a single capacitor C<sub>c</sub> is splited in two halves, one half C<sub>c/2</sub> is attached to the node N1 of cascoded input transistor M2, while second half  $C_{c/2}$  is attached to node N2 of cascoded load transistor M3. Since transconductance(g<sub>m</sub>) of all transistor of an op amp is deduced from single bias current I<sub>BIAS</sub> ,hence pole/zero frequency will be proportional to bias current I<sub>BIAS</sub>. Transistor mismatching or temperature variation alters the bias current I<sub>BIAS</sub>, does not affect the ratio of pole/zero frequency, hence stability in OPAMP is achieved. Compensation technique mostly used to resolve stability issue of an OPAMP whose dominate pole /zero frequency depends on short circuit transconductance [4.7]. A pole placed at an appropriate low frequency in the open-loop response reduces the gain of the amplifier to one (0 dB) for a frequency at or just below the location of the next highest frequency pole. The pole exists at lower frequency is known as dominant pole because it affects the pole existing at higher frequency.

#### 4. TWO STAGE OPAMP WITHOUT BODY BIAS

The p channel differential amplifier with NMOS current mirror load serve as input stage where as current source inverter acts as output stage in two stage OPAMP.




Fig – 4: Schematic of Current Source Inverter [3]

From small signal analysis, voltage gain of current source inverter is given by:

$$V_{OUT}/V_{IN} = -g_m/(g_{ds1} + g_{ds2})$$
 (4)




Fig - 5: Schematic of Two stage OPAMP without body bias




Fig – 6: Gain and Phase plot OPAMP without body bias

# 5. SUGGESTED TWO STAGE OPAMP WITH BODY BIAS

Body bias technique discussed in above section 2.1 is applied in suggested two stage OPAMP. Biasing network generates biasing voltage  $V_{\rm BAISn}$  and  $V_{\rm BAISp}$  which provide biasing

voltage to transistor  $M_{Xa}(X=1 \text{ to } 7)$  and  $M_{Ya}(Y=8 \text{ to } 10)$  respectively. Bulk biasing moves  $M_{Xb}(X=3 \text{ to } 7)$  and  $M_{Yb}(Y=1,2,8,9,10)$  from linear to point of saturation region, Hence transistor pair exhibit high output impedance and transconductance ,thereby overall gain of an OPAMP is improved.





Fig- 7: Schematic of Two stage OPAMP with body bias



**Fig – 8:** Gain and phase plot of two stages OPAMP with body bias

eISSN: 2319-1163 | pISSN: 2321-7308

#### 6. SIMULATION RESULTS

In this paper two stage op amp has been simulated using 45nm CMOS technology in CADENCE VIRTUOSO platform with an power supply of 1.3v. The parameters such as width of MOSFET in both OPAMP is different from other OPAMPs, but compensation capacitors having same value in both of the design. Taking all these parameters into consideration a desirable results were obtained which is shown in below Table 1.

Table – 1: Simulation Result of Two Stages OPAMP With and Without Body Bias

Parameters	OPAMP without Body	Suggested OPAMP with
	Bias	Body Bias
Supply Voltage (V)	1.3	1.3
DC Gain (dB)	52.62	57.83
Phase Margin	85.89	81.3
UGB(MHz)	58	74
Power	42.82	42
Consumption (µw)		
Output Voltage	1.2	1.2
Swing (V)		
Compensation	0.1	0.1
Capacitor C <sub>c</sub> (pF)		

#### 7. CONCLUSIONS

Settling behavior of analog and mixed signal devices determines the speed and accuracy of the circuit. Fast settling and High accuracy needs maximum DC gain and maximum unity-gain frequency. DC gain achieved by suggested bulk biasing two stages OPAMP is 57.83db, which is 5dB more than op amp without bulk biasing. The unity gain bandwidth achieved is 74MHz. The trade off is slight decrease in phase margin. The OPAMP is designed in 45nm CMOS technology; simulation and result were carried out in Cadence with 1.3V power supply. Improved DC gain of proposed two stages OPAMP improves its settling behavior and accuracy.

#### REFERENCES

- [1]. Slew-Rate and Gain Enhancement in Two Stage Operational Amplifiers Aldo Pe<sup>\*</sup> na Perez, Nithin Kumar Y.B., Edoardo Bonizzoni, and Franco Maloberti.
- [2]. Behzad. Razavi, "Design of Analog CMOS Integrated Circuits", New York McGraw-Hill, 2001.
- [3]. Allen and Holberg ,"CMOS Analog Circuit Design", Oxford University Press, 2011.
- [4]. M. Taherzadeh-Sani and A. Hamoui, "A 1-V processinsensitive current-scalable two-stage OPAMP with enhanced DC gain and settling behaviour in 65-nm digital CMOS," IEEE J. Solid-State Circuits, vol. 46,no. 3, pp. 660–668, Mar. 2011.
- [5]. Shouri Chatterjee, "0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design" IEEE JOURNAL

- OF SOLID-STATE CIRCUITS, VOL. 40, NO. 12, DECEMBER 2005 2373.
- [6]. Xuguang Zhang and Ezz I. El-Marv. "A High-Performance, Low-Voltage, Body-Driven CMOS Current Mirror".
- [7]. Pathak Jay, Sanjay Kumar "Comprative Analysis of Compansation Techniques for improving PSRR of an OPAMP" International Journal of Engineering Development and Reasearch (IJEDR), ISSN: 2321-9939, Vol.2, Issue 1. pp.1179-1183, March 2014.