See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/265476333

Design Of Two Stage CMOS Operational Amplifier in 180nm Technology With Low Power and High CMRR

Article · June 2014

CITATION

1

READS

4,103

3 authors, including:



Deep Mukherjee

KIIT University

8 PUBLICATIONS 2 CITATIONS

SEE PROFILE



Rajdeep Chatterjee

KIIT University

19 PUBLICATIONS 7 CITATIONS

SEE PROFILE



Design Of Two Stage CMOS Operational Amplifier in 180nm Technology With Low Power and High CMRR

Sayan Bandyopadhyay¹, Deep Mukherjee², Rajdeep Chatterjee³

¹ Karnal Institute of Technology and Management,ECE Dept,Karnal,Haryana,India

¹ sayan@kitmkarnal.com

² KIIT University, School of Electronics Engineering, Bhubaneswar,India

² deepmukherjee@rediffmail.com

³ cse.rajdeep@gmail.com

Keywords— CMOS, Two stage Opamp, CMRR, PSRR

I. INTRODUCTION

The trend towards low voltage low power silicon chip systems has been growing due to the increasing demand of smaller size and longer battery life for portable applications in all marketing segments including telecommunications, medical, computers and consumer electronics. The operational amplifier is undoubtedly one of the most useful devices in analog electronic circuitry. Op-amps are built with different levels of complexity to be used to realize functions ranging from a simple dc bias generation to high speed amplifications or filtering. With only a handful of external components, it can perform a wide variety of analog signal processing tasks. Op-amps are among the most widely used electronic devices today, being used in a vast array of consumer, industrial, and scientific devices. Operational Amplifiers, more commonly known as Op-amps, are among the most widely used building blocks in Analog Electronic Circuits.

Op-amps are linear devices which has nearly all the properties required for not only ideal DC amplification but is used extensively for signal conditioning, filtering and for performing mathematical operations such as addition, subtraction, integration, differentiation etc. Generally an Operational Amplifier is a 3-terminal device.

It consists mainly of an **Inverting input** denoted by a negative sign, ("-") and the other a **Non-inverting input** denoted by a positive sign ("+") in the symbol for op-amp. Both these inputs are very high impedance. The output signal of an Operational Amplifier is the magnified difference between the two input signals or in other words the amplified differential input. Generally the input stage of an Operational Amplifier is often a differential amplifier.

An operational amplifier is a DC-coupled differential input voltage amplifier with an rather high gain. In most general purpose op-amps there is a single ended output. Usually an op-amp produces an output voltage a million times larger than the voltage difference across its two input terminals. For most general applications of an op-amp a negative feedback is used to control the large voltage gain. The negative feedback also largely determines the magnitude of its output ("closed- loop") voltage gain in numerous amplifier applications, or the transfer function required. The op-amp acts as a comparator when used without negative feedback, and even in certain applications with positive feedback for regeneration. An ideal Opamp is characterized by a very high input impedance (ideally infinite) and low output impedance at the output terminal(s) (ideally zero).to put it simply the op- amp is one type of differential amplifier. This section briefly discusses the basic concept of op-amp. An amplifier with the general characteristics of very high voltage gain, very high input resistance, and very low output resistance generally is referred to as an op-amp. Most analog applications use an Op-Amp that has some amount of negative feedback. The Negative feedback is used to tell the Op-Amp how much to amplify a signal. And since op-amps are so extensively used to implement a feedback system, the required precision of the closed loop circuit determines the open loop gain of the system.

A basic op-amp consists of 4 main blocks:

- a. Current Mirror
- b. Differential Amplifier
- c. Level shift, differential to single ended gain stage
- d. Output buffer




Fig.1 General Structure of op-amp




Fig. 2 Functional Block Diagram of two stage opamp

In above figures, The first block is input differential amplifier, which is designed so that it provides very high input impedance, a large CMRR and PSRR, a low offset voltage, low noise and high gain. The second stage performs Level shifting, added gain and differential to single ended converter. The third block is the output buffer. The output buffer may sometimes be omitted to form a high output resistance un-buffered op-amp often referred to as Operational trans conductance amplifier or an OTA. Those which have the final output buffer stage have a low output resistance (Voltage operational amplifiers).

CMOS Operational Amplifier is one of the most versatile and important building blocks in analog circuit design. Based upon the value of their output resistance they are being classified into two categories:

- 1. Unbuffered Operational Amplifier: These are Operational Transconductance Amplifiers (OTA), which have high output resistance.
- 2. Buffered Operational Amplifier: These are Voltage Operational Amplifiers, which have low output resistance. Operational amplifiers are amplifiers (controlled sources) that have sufficiently high forward gain so that when negative feedback is applied, the closed-loop transfer function is practically independent of the gain of the opamp. The primary requirement of an op-amp is to have an open loop gain that is sufficiently large to implement negative feedback concept.

CMOS op-amps are very similar in architecture to their bipolar counterparts.




Fig. 3 A Typical Two Stage Amplifier

		Output		Power	
	Gain	Swing	Speed	dissipation	Noise
Telescopic	Medium	Low	Highest	Low	Low
Folded-Cascode	Medium	Medium	High	Medium	Medium
Two-stage	High	Highest	Low	Medium	Low
Gain-boosted	High	Medium	Medium	High	Medium

Fig. 4 A Comparison of Multistage Architectures

The Two Stage op-amp shown in fig 3 is widely used because of its structure and robustness.

Our aim is to create the physical design and fabricate a low power Op-amp .An ideal op-amp having a single-ended out is characterized by a differential input, infinite voltage gain, infinite input resistance and zero output resistance. In a real op-amp however these characters cannot be generated but their performance has to be sufficiently good for the circuit behavior to closely approximate the characters of an ideal op-amp in most applications. With the introduction of each new generation of CMOS technologies design of op-amps continues to pose further challenges as the supply voltages and transistor channel lengths scale down.

II. DESIGNING OF TWO STAGE CMOS OPAMP

The designed op-amp has been simulated to find the different characteristics of the designed op-amp. The total design performed in Cadence tool. Different test benches have been created and extracted design has been then simulated with the parasitic values and compared with the schematic. Later in the chapter we also have compared the obtained parameters of the device through simulation to the specifications for the device.

Design Issues

Typical specs Design factors

! DC Gain (Av)
 ! Unity Gain Bandwidth
 ! Power Dissipation
 ! Slew Rate
 ! Input Offset Voltage
 Frequency Response
 Load Capacitance
 Compensation
 Device Dimensions

! PSRR

! Output Voltage Swing

! ICMR


! CMRR


Steps in designing a CMOS OP AMP:

- Choosing or creating the basic structure of the op amp.
- Decide on a suitable configuration determination of the type of compensation needed for meeting the specification
- Selection of the dc currents and transistor sizes.
- Physical implementation of the design.
- Fabrication
- Measurement

The design process involves the two major steps, the first is the conception of design ,and second one is optimization of design . The conception of the design has been accomplished by proposing an architecture to meet the given specifications. This step is normally done by using hand calculations in order to maintain the

intuitive view point necessary for choices that must be made. Second step is to take the "first-cut" design and verify and optimize it. This is normally done by using Computer simulation and can include such influences as environmental or process variations.








Fig. 6 Illustration of the design relationship and the ckt for a two stage OPAMP

This design procedure assumes that the gain at dc (Av), unity gain bandwidth (GB), input common mode range (Vin(min) and Vin(max)), load capacitance (CL), slew rate (SR), settling time (Ts), output voltage swing (Vout(max) and Vout(min)), and power dissipation (Pdiss) are given. Choose the smallest device length which will keep the channel modulation parameter constant and give good matching for current mirrors.

1. From the desired phase margin, have to choose the minimum value for Cc, i.e. for a 60° phase margin we use the following relationship. This assumes that

z>=10GB.

$$Cc >= 0.22CL$$
 (1)

2. Determine the minimum value for the "tail current" (I_5) from

$$I_5 = SR .Cc$$

Now, Tail Current (Iss/I5) can also be found by

$$2\Pi f_{T=} \ ^{2I_{SS}}/_{(V_{GS}-V_{TH})} \ ^{1}/_{C_{L}}$$
 (2)

where Iss is the Tail Current

3. Design for S₅ from the minimum input voltage. First calculate VDS5 (sat) then find S₅.

$$V_{DS5(SAT)} = V_{IN(MIN)} - V_{SS} - \sqrt{I_5/_{\beta_1}} - V_{T1(MAX)} \ge 100 \text{mv}$$

$$S5 = \frac{2I_5}{K_{5}[V_{DS5(SAT)}]2}$$
(3)

4. Have to find S_6 by letting the second pole (p2) be equal to 2.2 times GB and assuming that

$$VSG_4 = VSG_6. (4)$$

If VSG4 = VSG6, then then I6= (S6|S4)I4

For balance, I6 must equal I7 = $\binom{S6}{S7}$ = $\binom{2S7}{S4}$, Called the "Balance Conditions" First stage gain Av1= $g_{m1}/(g_{ds2}+g_{ds4})=\frac{2g_{m1}}{I_5(\lambda 2+\lambda 4)}$

Second Stage gain Av2 =
$$\frac{g_{m6}}{(g_{ds6}+g_{ds7})} = \frac{g_{m6}}{I_6(\lambda 6 + \lambda 7)}$$

$$g_{m6} = 2.2 \ g_{m2} \left(\frac{C_L}{C_C} \right)$$
 and $S6 = S4 \left(\frac{g_{m6}}{g_{m4}} \right)$ (5)

5.
$$I6 = \frac{gm6^2}{2K'_6 S_6}$$
 (6)

and Power Dissipation

$$P_{diss} = (I_5 + I_6)(V_{DD} + V_{SS})$$
There are three roots of importance: (7)

Right Half Plane Zero (RHP zero)
$$z_1 = \frac{g_{m6}}{C_c}$$

This root is very undesirable- it boosts the magnitude while decreasing the phase Dominant left-half plane pole $p_1 = -\frac{(g_{ds2} + g_{ds4})(g_{ds6} + g_{ds7})}{g_{m6}C_c}$ This root accomplishes the (the Miller pole)

desired compensation

Left-half plane output pole
$$p_{2=-}g_{m6}/c_L \tag{8}$$

This pole must be ≥unity-gain bandwidth or the phase margin will not be satisfied

60 Degree phase Mergin Requires
$$g_{m6} = 2.2 g_{m2} \left(\frac{C_L}{C_0}\right)$$

two stage OPAMP is designed for 180 nm technology for the following specifications:-

TABLE I DESIGN SPECIFICATION

Open loop Gain	100 V/V (40 dB)	
Gain B/W at -3 db	5 MHz	
gain (f_{3db})		
Load Capacitance	10 pf	
(CL)		
Slew Rate	10 V/Us	
Mirror Pole kept at	>=10 <i>GB</i> .	
Maximum Power	≤2mw	
Dissipation		
Phase Margin Φ_m	≥ 60°	
Channel Length	180 nm	
CMRR	$\geq 60 dB$	
PSRR	$\geq 60 dB$	
Power Supply	2.5 Volt	

Model or Device Parameters:

$$K'_{n} = {\mu_{n} C_{OX} / 2} = 177.2 \,\mu\text{A/V}^{2}$$
 $V_{tn} = 0.35 \,\text{V}$
 $\lambda_{n} = 0.09 \,\text{/V}$
 $K'_{P} = {\mu_{P} C_{OX} / 2} = -35.6 \,\mu\text{A/V}^{2}$

III .EXPERIMENTAL RESULTS




Fig. 7 Circuit Configuration for a two-stage op amp with an channel input pair

TABLE II CHANNEL WIDTH FOR MOS TRANSISTOR DESIGNED FOR $180~\mathrm{nm}$ TECHNOLOGY OPAMP

MOS transistor	Aspect Ratio (W/L)	Channel width (µm)
M1	8	1.44
M2	8	1.44
M3	4	0.72
M4	4	0.72
M5	1	.4
M6	40	7.20
M7	8	1.44




Fig. 8 Schematic configuration of two stage OPAMP

Frequency response




Fig. 9 Symbolic representation of schematic model




Fig. 10. Frequency response test-bench




Fig.11 Frequency response simulation result

From above fig we can found that the gain bandwidth is 16.54 MHz (the unity gain frequency, 0dB) The Corresponding phase margin for a 5pF load we can find out as 48.1° at a frequency of 18.9° MHz. Phase Margin = $(180^{\circ} + \Phi) = 180 - 131.9^{\circ} = 48.1^{\circ}$ The open-loop voltage gain is 36.747dB

Slew rate






Fig. 12 Slew rate test-bench

Fig. 13 Slew rate simulation result

Slew rate (SR) = $V_2 - V_1/T_2 - T_1$ From figure we can find the value is 12.5 V/ μ S

CMRR









Fig 15 CMRR SIMULATION result

The CMRR can be calculated as

CMRR=
$$20log_{10} \frac{A_{V,DIFF}}{A_{V,CM}}$$
 ,Where $A_{V,DIFF}$ = Differential Gain

From simulation CMRR can be calculated as, $20 \log_{10} \frac{36.747}{7.582.10^{-6}} = 20 \log_{10} (4.84 \times 10^6)$ = 133.69 dB



AC Response

200 | Frew_1140 / cf/rck2 | Fresh | W-ar | 1)

200 | Frew_1140 / cf/rck2 | Fresh | W-ar | 1)

210 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 215 | 2

Fig.16 PSRR test bench

Fig. 17 PSRR SIMULATION result

$$\begin{aligned} & \text{PSRR} = \left(\frac{\Delta V_{DD}}{\Delta V_{OUT}} \right) A_V = \frac{\frac{V_0}{V_{IN}} (V_{DD} = 0)}{\frac{V_0}{V_{DD}} (V_{IN} = 0)} & \text{from simulation result PSRR} \\ &= 20 log_{10} \frac{A_{V,DIFF}}{A_{V,PS}} \left(\frac{36.747}{3.94.10^{-8}} \right) = 20 log_{10} \left(9.32 \times 10^8 \right) = 179.38 \text{ dB} \end{aligned}$$

Power dissipation:

The power dissipation of this op-amp is calculated as 0.804 mW. using the SPECTRE simulator, have to set up a DC analysis. The power is calculated as the power dissipated by the VDD source. To calculate the power in cadence we simulated the circuit and saved the DC operating points and calculated the power as the product of the total current drawn from the VDD DC voltage source and the total DC potential across the circuit.(VDD + |VSS|) Here we have taken the parameters as VDD = 2.5 V VPULSE = 0 to 2.5 V, pulse width=5us, period = 10us.

TABLE III COMPARISON BETWEEN THEORITICAL AND SIMULATION RESULT

Specification	Actual Value	Simulated
		Value
Open loop gain	40 dB	36.747 dB
Gain	➤ 5MHz	16.54 MHz
Bandwidth		
Phase Margin	60Degree	48.1Degree
Cut off		7.33 KHz
frequency		
Slew Rate	➤ 10 V/uS	12.5 V/uS
CMRR	➤ 60 dB	133.69 dB
PSRR	➤ 60 dB	179.38 dB
Power	< 2mW	.804 mW
dissipation		

Compensation	2.2 pf	3pf
Capacitance		

IV. CONCLUSION

The objective of this work was to implement the full custom design of low voltage and low power operational amplifier. In this paper a well-defined method for the design of a two-stage CMOS operational amplifier has been presented. The design has been made through the scaling of device parameters, as it is known that, by maintaining the scaling factor to a minimum value can reduce the current, power consumption and area as well. Now an OPAMP has been described in its negative feedback Configuration, as it can provide a moderate gain as compare to the open loop, but the problem is this case is the stability, which can be reduced by using the compensation techniques. In this thesis Miller Compensation technique is implemented, where this simplest frequency compensation technique employs the Miller effect by connecting a compensation capacitor across the high-gain stage.

V. REFERENCES

- [1] P.R Gray and R.G Mayer, "Analysis and Design of Analog Integrated Circuits". New York: Wiley, 2001
- [2] K. Bult and G.J.G.M. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB DC gain," I EEE Journal of Solid-State Circuits, vol. 25, No 6, pp. 1379-1384, Dec. 1990.
- [3] P.E. Allen and D.R. Holberg, "CMOS Analog Circuit Design" Oxford University Press, 2nd edition.
- [4] B. Razavi, "Design of Analog CMOS Integrated Circuits," Tata McGraw-Hill, 2002.
- [5] Ankit Sharma, Parminder Singh Jassal. "Design Of A Ultra Low Power, High Precision CMOS Opamp Based Comparator For Biomedical Applications", International Journal of Engineering Research and Applications (IJERA), Vol. 2, Issue 3, May-Jun 2012, pp.2487-2492.
- [6] Suparshya Babu Sukhavasi1,Susrutha Babu Sukhavasi1, Dr.Habibulla khan2, S R Sastry Kalavakolanu3,Vijaya Bhaskar Madivada3, Lakshmi Narayana Thalluri3, "Design of a Low Power Operational Amplifier by Compensating the Input Stage", International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2,Mar-Apr 2012, pp.1283-1287
- [9] A.S Sedra and K.C.Smith ,"*Microelectronics Circuits Theory and Applications*", Fifth Edition. Oxford University Press, 2009.
- [10] G. Palmisano and G. Palumbo "A very efficient CMOS low voltage output stage", IEEE Electronic Letters 31(21). pp 1830-1831, 1995
- [11] P.R Gray and R.G Mayer, "Analysis and Design of Analog Integrated Circuits". New York: Wiley, 2001
- [12] P.R Gray ,"and R.G Mayer, "MOS Operational Amplifier Design A Tutorial Overview," IEEE Journal of solid –state Circuits, VOL.SC-17,NO.6; pp. 969-982,December 1982
- [13] Sarbishaei, H.; Kahookar Toosi, T.; Zhian Tabasy, E.; Lotfi, R. "A high-gain high- speed low-power class AB operational amplifier", IEEE Conference 2005, Pages: 271- 274 Vol.1
- [14] Rajkumar Singh Parihar, "Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications", May 2006.
- [15] Keneth R. Laker, Willey M.C.Sansen, "Design of Analog Integrated Circuits and Systems", McGraw-Hill.