







MEM #2
32 Bit Memory Connector, data bus buffer & parity
SHEET 2 of 10




MEM #3
Memory decode & multiplexers, Address Buffers/Latches
SHEET 3 of 10




MEM #4
ROM Mapping & Write Protect
SHEET 4 of 10




MEM #5
Dynamic RAM sheets 5 to 8
SHEET 5 of 10




ROM and LOWA20 PLD
SHEET 10 of 14




32 Bit RAM Connector
SHEET 13 of 14




CPU & Clock
SHEET 2 of 14




Address Latches & Bus Logic
SHEET 3 of 14




Data Bus Latches & Buffers
SHEET 4 of 14




ISA Bus
SHEET 12 of 14




DMA Controllers & XA-Bus
SHEET 5 of 14




Reset, DMA & Refresh Logic
SHEET 8 of 14



Bus State Machine
And Refresh Counter
SHEET 9 of 14



Real Time Clock (RTC),
Parity/NMI, 387/287 & IO Decoding
SHEET 7 of 14



Interrupt Controllers, Timers,
Port B, Speaker & Keyboard
SHEET 6 of 14