PARALLELISM:

-> Instruction -level

-> Thread -level (Separate registers, state)

-> Data -level.

(GMIZ)


We can have vector registers and vector operations (like vector).

-> Process one vector at a time.

SIMT- LIPBPU Core:

Assume rector is a collection of threads.

The threads that together form a vector is WARRS.



SIMT:

- * Merge rector and thread parallelism.
- Take massive array of threads
- -> broup threads to execute together as a rector (WARP)



So SIMT Steps will be

Warp Select -> Warp Fetch -> Decode -> Execute -> Complete.

H/w: So, unit of execution is a 'warp'. Warp has
registers, context [Not
threads]


When to use SINT:

- Extreme parallelism
- Negligible locality. So each thread can be seen independent don't Share much data with others.

So, threads do NOT have Program Counter (PC) or Warp the all threads in context. Warp has. So a the same program state. has to .0 bc the threads have it - else So :4 both it and else are run tor all threads, just that the threads will be active during only one of those. [Divergence Stack]

SCRATCHPAD:

Software Cache



- -> load input into scratchpad. Programmer does it.
- -> Stripe the data across the banks.
- -> As long as 2 threads do not use same banks.

 completely parallel.

ADVANTA BES:

- * Parallel
- . No unwanted cache miss/tag check etc.
- + Load data according to program requirements.

 (Code need not have any locality).

What it 2 threads need same bank access?

Divide the threads in a warp into groups

such that within a graup, no same bank

access. eg: 32 threads in a warp.

2 groups 16 each. 2 cycles needed.

Who shares SPAO?

Block: Group of threads that can access the same Shared SPAD. [broup of Larps]

STN CHRONIZATION:

-- Sync threads ()

Synchronize within a block!

1 Block has to be within 1 SM.
1 SM -> 1 SPAD