



ESE 555 Final Project

8 BIT CARRY SELECT ADDER

Madhu Sudhanan | 115294248 | 17th Dec, 2023

Abstract

This project aims to design and verify a pipelined synchronous 8-bit carry select adder using a 45nm CMOS technology. The primary objective is to minimize the power consumption and ensure that it can run at 4GHz while also keeping minimal area.

A 1-bit mirror adder, 2-to-1-mux and d-flip-flop were designed and then used to for an 8-bit carry select adder. Layout of the same was also designed. Schematic level and post-layout simulation were performed to verify the design.

Area of layout – 1246.46 μm^2

Speed of schematic simulation – 5.8GHz

Speed of post-layout simulation – 4GHz

Average power in schematics – 736 μW

Average power post-layout – 1.106 mW

Introduction

Adders are digital circuits that perform the basic arithmetic operations of additions and subtractions that most other operations are dependent on a computer system, such as address calculation, branch target address calculation or any data calculations.

In mulit-bit adders, the carry path is usually the critical path and hence we try to concentrate on reducing it as much as possible. Various adder topologies and designs have been proposed in the past to alleviate this issue, trading power and area and delay of carry generation path.

Carry select adder is a popular architecture that exploits this tradeoff. The carry-out is computed for both values of the carry-in before the actual carry-in is generated. Once the correct carry-in is generated, the corresponding carry-out is chosen utilizing a multiplexor.

1) RIPPLE CARRY ADDER

The ripple carry adder is notable for establishing the quickest carry path possible, despite its simplicity and energy efficiency. Nevertheless, it still experiences a noticeable amount of delay. In this design, the carry-in of the next most significant full adder replaces the carry-out of each preceding full adder. This characteristic gives the term "ripple carry adder" its name, as each carry bit ripples into the subsequent step.

In a ripple carry adder, the correctness of the sum and carry-out bits for each half adder stage relies on the presence of the carry-in for that specific stage. This dependence arises from propagation delays within the logic circuitry, where propagation delay represents the duration between the application of an input and the corresponding output.




Figure 1: 4-bit ripple carry adder.

2) CARRY LOOK AHEAD ADDER

The Carry Look-Ahead Adder is an improved version of the ripple carry adder, offering simultaneous and rapid generation of the carry-in for each full adder with a time complexity of $(\log n)$. In parallel adders, the carry output from each full adder serves as the carry input for the subsequent higher-order state. This ensures that adders cannot produce carry and sum outputs for any state without a specific carry input for that state. Consequently, the circuit must wait for the carry bit to propagate to all states before computation can take place, resulting in a carry propagation delay.

While effectively reducing propagation latency, it's essential to highlight that only the first carry bit from the initial stage influences the carry output at any given step. This characteristic allows for the calculation of intermediate results. Currently, the Carry Look-Ahead Adder stands as the fastest adder utilized in computing.




Figure 2: Carry look ahead adder.

3) CARRY SKIP ADDER

Incorporating dynamic principles into Carry Look-Ahead (CLA) methods is a key factor in achieving high performance, and one example of this integration in CMOS circuitry is the Manchester Carry Chain (MCC). In MCC, the PMOS transistor undergoes pre-charging when the clock (Clk) is low, resulting in a

zero output. Conversely, the NMOS evaluation transistor activates when the Clk is high, and the circuit's output is determined by logic. When P_i is equal to 1, c_{i+1} equals c_i .

Due to technical limitations, the Manchester carry chain is restricted to a length of four links. The transistor-level circuit schematic of a basic 4-bit MCC using footless domino logic is illustrated in Fig. 3.




Figure 3: Carry skip adder.

Implementing the MCC with footless domino logic enhances speed, and there is also a reduction in the total transistor count and system clock load capacitance because of this implementation.

Carry Select Adder Design

1) BLOCK LEVEL ARCHITECTURE




Figure 4: 8-bit CSL adder top level schematic.

- Here we can see the top-level architecture of the 8-bit carry select adder. Inputs $A_0 - A_7$ and $B_0 - B_7$ go through a register (d-flip-flop).

- The 8 bits are divided into 4-bit blocks each with ripple carry adders.
- Within each 4-bit block we have two ripple carry adders whose C_{in} is set to '0' and '1'. At the end of the 4th bit, each of the carry is sent to a multiplexer whose select signals is the previous block's carry.
- The final block's C_{out} would be the overall carry signal.
- In this case the first block's C_{in} is always '0' and although carry select architecture in the first block is not required, it is included for modular design purposes so that this can be instantiated directly in larger bit adders.
- This architecture uses 'Inversion' technique to reduce critical path by eliminating inverters at C_{out} (since C_{out} logic is inverting). Then when we send $\sim C_{out}$ to the next adder, we also need to invert the inputs to give non-inverted outputs, since this addition operation is a symmetric function. Although, this adds inverter delay to sum, it does not affect overall performance since carry path is the critical path.
- Similarly, for the above reasons, output sums from adders are inverted alternatively.
- The sums from each adder go to a multiplexer to select the valid sum based on previous block's carry.
- These outputs of the muxes are connected to registers for synchronizations.
- The flip-flops have clk, reset, D and Q.
- No intermediate pipelining was done. Flip-flops are used only at the primary inputs and primary outputs.
- The highlighted path in pink is the critical path that determines the clock period.

2) D-FLIP-FLOP

- The D flip-flop is implemented by employing CMOS inverters, transmission gates, NAND gates, tri-state NANDs, and tri-state inverters. Together, these components contribute to the flip-flop's functionality, enabling precise control and synchronization within the design. The integration of flip-flops and the associated CMOS components is crucial for optimizing the performance and frequency characteristics of the adder.
- It has 3 inputs for clock, reset and data, and one output for data. The reset is asynchronous.

Schematic of D-Flip-Flop




Figure 5: D-Flip_Flop schematics.

Layout of D-Flip-Flop




Figure 6: D-Flip_Flop layout.

3) 1-BIT ADDER

- The 1-bit adder implements the following logic:
 - $C_{out} = AB + (A+B)C_{in}$
 - $Sum = ABC_{in} + \sim C_{out}(A + B + C_{in})$
- The topology chosen is a mirror adder which has 24 total transistors (output inverters excluded to implement 'inversion' technique in top level module).
- The driver transistors that drive $\sim C_{out}$ net is increased in size to produce more powerful pull-up and pull-down network to reduce delay.
- The transistors directly connected to $\sim C_{out}$ net has been reduce in size to reduce gate capacitance on net because the sum logic is not the critical path.

Schematic of 1-Bit Adder




Figure 7: 1-bit mirror adder schematics.

Layout of 1-Bit Adder




Figure 8: 1-bit mirror adder layout.

4) 2-TO-1-MUX

- The mux uses a select signal to select between two input lines. It uses transmission gate for this purpose.
- The input select signal is inverted using an inverter.
- If the select is '0', it outputs input 1 and input 2 otherwise.

Schematic of 2-to-1-mux




Figure 9: 2-to-1-mux schematics.

Layout of 2-to-1-mux






Figure 10: 2-to-1-mux layout.



Schematic Simulation results

5ns




11ns








23ns




28ns






42ns



49ns



Layout of 8-Bit Carry Select Adder






Figure 11: Layout of 8-bit CSL adder.


DRC









POST-LAYOUT SIMULATION RESULTS


5ns









28ns




33ns




36ns




42ns





Average Power

Schematics Average power consumption of 736 μ W



Post-layout average power consumption of 1.106 mW

```
+ 0:rst = 591.9852a 0:s0 = 5.0000f 0:s1 = 5.0000f
+ 0:s2 = 5.0000f 0:s3 = 5.0000f 0:s4 = 5.0000f
+ 0:s5 = 5.0000f 0:s6 = 5.0000f 0:s7 = 5.0000f
+ 0:vdd6 = 0.

*****
t*****

***** transient analysis tnom= 25.000 temp= 25.000 *****
iavg6= -1.0057m from= 0. to= 50.0000n
power6= -1.1063m

| ***** job concluded
*****
t*****
```

Discussion

- While performing layout, I encountered a new DRC error called Check.Anntenna.Metal10. The apparently means that the ratio of total metal and via areas to the ratio of gate is more than 300:1 which would cause plasma induces gate oxide damage. That is, while fabricating higher metal layers, a specific step involves the induction of high energy plasma. And after the fabrication the plasma ions try to discharge through these etched gates. When the gate is less, these huge volume of plasma ions discharge through it eroding the gate oxide and permanently damaging the transistor. I fixed it by removing direct connection from vias to gates and distancing the connection between gate's polys and metal layers.
- Designing this project gave me an understanding of how industry grade VLSI front end and back end would be carried out.
- I learnt new power/ground routing techniques, especially grid structure.

Conclusion

In conclusion, an 8-bit CSL adder was designed in schematics and layout and was verified to meet frequency and power constraints. The schematics design gave a maximum frequency of operation of 5.8GHz which is a good over-designing so that the final layout and post-fabrication circuit can tolerate a reduction in few MHz due to net capacitances and process variations. The final layout successfully ran at 4GHz consuming power of 1.106 mW.

Possible improvements:

- The first block could have been made into a standard ripple carry adder to reduce power consumption because the adder with Cin as '1' is just wastefully computing results. It also adds unnecessary muxes.