

---

## *Automotive SoC Motor Driver*

---

### **CURRENT ACQUISITION UNIT (CAU)**

#### **1.1 Features**

- The A89201 has a dedicated current acquisition unit for motor control applications
- Three SAR (Successive Approximation Register) analog-to-digital converters.
- 12-bit resolution conversions
- Configurable track-and-hold (T/H) trigger sources
- Configurable track -and-hold (T/H) periods
- Configurable conversion speed (up to 1  $\mu$ s)
- Zero-current offset calibration functionality
- Automatic calibration functionality
- Optional IIR filtering of zero-current calibration signals
- Comprehensive interrupt sources and error flags with interrupt enables for conversion completion and error detection functionalities
- DMA support

#### **1.2 Introduction**

The A89201 features 3 analog-to-digital converters (ADC) dedicated entirely to current acquisition in three-phase motor control applications. The 3 ADC channels are characterized by their fast conversion times, which can be as fast as 1  $\mu$ s, while maintaining 12-bit resolution for accurate current measurements and smooth control. Each ADC channel is configured with high flexibility to select the desired conversion speed, track and hold period, conversion trigger source and trigger signal polarity. The module also features an advanced automatic calibration functionality, which takes care of any voltage offsets caused by the sense amplifiers. The calibration system features an optional IIR filter to remove any unwanted noise during the calibration process.

### 1.3 Functional Description

The CAU module hosts 3 ADC channels, dedicated for current acquisition in three-phase systems. Each ADC channel is connected to the sense amplifier output. More detailed information about the sense amplifier electrical characteristic is described in the GDU section. Each ADC channel can be configured separately through its CAU\_ADCx register. The MCU selects the trigger source to start an ADC conversion from the CAU\_TRIGx register. 14 trigger sources are available for each ADC channel. These sources include trigger signals generated by the pulse width modulation unit (PWMU), triggers generated by software, external signals connected through the GPIO module or signals generated by the general purpose timer unit (GTU). Once the conversion is complete, the result of each ADC channel is stored in its corresponding CAU\_RESULTx register. The module features a calibration system that is used to calculate the zero-current voltage offset resulting from the differential sense amplifiers, which measure the voltage across the shunt resistors. The calibration trigger source is selected similar to the normal triggers. The resulting offset is stored in the CAU\_OFFSETx register. The measured offset voltage can be filtered with an IIR filter to remove any unwanted noise or discrepancies in the signal. The automatic calibration function will calculate the result of any conversion with respect to the detected offset. The module generates an interrupt request if any conversion errors are detected or when a conversion is complete. Lastly, the module features a DMA interface controller and DMA handshake signals to support DMA functionality. Figure 1-1 shows the general block diagram of CAU module. The same structure is repeated for the remaining ADC channels.




Figure 1-1: Block diagram of the CAU block

## 1.4 Operational Description

### 1.4.1.1 ADC Offset Measurement

System offset is caused by the current sense amplifiers. To counter this offset, the amplifier output voltage should be measured at zero-current (this is controlled by the calibration trigger signal at a right time) to remove the offset. The calibration system features an IIR filter that aims at removing unwanted noise during offset calculation. The output raw voltage is therefore filtered through the IIR filter, if the option is enabled from the CAU\_IIRx registers, and the output of the filter is considered as the offset value. This offset value (CALRES<sup>1</sup>) is stored in the CAU\_OFFSETx register and is used to calibrate future conversions automatically.

The offset is calculated as follows:

$$\text{CALRES} = A' + (N - N')$$

Where  $A$  is the new raw value coming from the ADC after a calibration trigger.  $N$  is the previous offset value.  $A'$  and  $N'$  are the signals  $A$  and  $N$  respectively divided by the filter coefficients  $2^n$  where  $n$  is selected by the CF\_COE bits in the CAU\_IIRx register.

$$A' = \frac{A}{2^n} ; N' = \frac{N}{2^n}$$

The result of the offset is a 12-bit signed number. The relationship between CALRES and calibration voltage across sense resistor can be calculated as below eventually:

$$V_{RSENSECAL}(V) = \frac{\text{CALRES}}{2048} \times \frac{1.2}{\text{SAG}}$$

Where SAG is the sense amplifier gain that can be modified by register 1 in GDU (refer to GDU documentation for further information).

For example when SAG is set to '5', CALRES[11:0] value set to '40', then the voltage across sense resistor can be calculated as below:

$$V_{RSENSECAL} = \frac{40}{2048} \times \frac{1.2}{5} = 4.69\text{mV}$$

Note: (1) To obtain CALRES value, read the corresponding CAU\_OFFSETx register as a signed 16-bit number and shift that value by two bits to the right.

#### 1.4.1.2 ADC Offset Removal

Depending on the automatic calibration enable bit, ACM (within CAU\_ADCx register), the CAU will provide a non-calibrated or a calibrated result and it is stored as 12bit signed number NORMRES in the CAU\_RESULTx. If the calibration feature is selected, the latest offset value (CALRES) obtained in a calibration cycle in the CAU\_OFFSETx register is subtracted from the uncalibrated result (the result coming from an ADC after a normal trigger) and NORMRES in the CAU\_RESULTx register will be updated according to below equation:

$$\text{NORMRES} = \text{uncal\_result} - \text{CALRES}$$

NORMRES is clamped to  $\pm 2048$  to avoid over-flow or underflow after offset removal.

If the calibration feature is not selected, the uncalibrated result shows the direct measurement across the sense resistor after a normal trigger:

$$\text{NORMRES} = \text{uncal\_result}$$

Where uncal\_result is the uncalibrated measurement coming from the ADC after a normal trigger.

- Notes:
- (1) The result of calibration will be saved in CAU\_OFFSETx register and if automatic calibration is not desired, this value can be manually subtracted from CAU\_RESULTx register. To turn off automatic calibration ACM in CAU\_ADCx needs to be set to 0.
  - (2) x represents the corresponding ADC Channel (ADC\_A, ADC\_B, ADC\_C)

### 1.4.2 ADC Conversion Calculation

The CAU logic provides each ADC channel with signals to start the conversion and waits for the result. To start a new conversion, firstly, the ADC must be enabled in the CAU\_ADCx register. The T/H trigger source must be selected from the CAU\_TRIGx register. Once a track-and-hold trigger is detected (depending on the selected edge detection settings from the CAU\_TRIGx register), the conversion is started. The analog circuit will sample the data after a period defined by the CASH\_PRD information defined in the CAU\_TRIGx register. The conversion speed is defined by the CACNV\_SPEED field in the CAU\_ADCx register. Once the conversion is completed, the NORMRES<sup>1</sup> value is updated in CAU\_RESULTx<sup>2</sup> register with a new value. The NORMRES result is a 12-bit signed number. The analog to digital conversion across the sense resistor is calculated according to below equation:

$$V_{RSENSE}(V) = \frac{NORMRES}{2048} \times \frac{1.2}{SAG}$$

Where SAG is the sense amplifier gain that can be modified by register 1 in GDU (refer to GDU documentation for further information).

For example when SAG is set to '5', and the NORMRES value set to '-2000', then the voltage across sense resistor can be calculated as below:

$$V_{RSENSE} = \frac{-2000}{2048} \times \frac{1.2}{5} = -234 \text{ mV}$$

Note: (1) To obtain NORMRES value, read the corresponding CAU\_RESULTx register as a signed 16-bit number and shift that value by two bits to the right.

(2) x represents the corresponding ADC Channel (ADC\_A, ADC\_B, ADC\_C)

### 1.4.3 Trigger selection

There are two types of triggers in the CAU module: normal triggers and calibration triggers. Normal triggers, are used to start a conversion and the resulting conversion is stored in the CAU\_RESULTx register. Calibration triggers are used to start a calibration cycle (or offset calculation) and the resulting conversion is stored in the CAU\_OFFSETx register. Normal triggers have a higher priority over calibration triggers.

### 1.4.4 Normal Trigger selection and settings

The CAU normal triggers can be generated by the PWM block, ADCxNT, software triggers, Tx\_Trigger signals generated by the GTU block or by external trigger signals imported through the GPIO pins. The trigger source is selected by the NTSEL field in the CAU\_TRIGx registers. The edge detection selection is also done by the same register using the NTESEL field. Finally, the field CATH\_PRD determines the track and hold period. To use software triggers, SW\_TRIG must be selected in the trigger source field (NTSEL = 0001<sub>B</sub>) in the CAU\_TRIGx register. The software trigger is controlled by the CAU\_SWTRIG register.

### 1.4.5 Calibration Trigger selection and setting

The CAU features a calibration and filtering system that is used to remove any offsets and unwanted noise in the system. There are several calibration trigger sources: calibration triggers, ADCxCT, generated from the PWM module, a calibration specific software trigger. The Tx\_Trigger signals from GTU and external signals connected through GPIO. The calibration trigger source and edge detection selection can be done by fields CTSEL and CTESEL respectively in CAU\_CALIBRATIONx register. T/H duration and conversion speed are adopted from the configurations set in the CAU\_TRIGx and CAU\_ADCx registers respectively. ie, these configurations are used for both normal and calibration triggers. When calibration trigger source, CTSEL, is set to SW\_TRIG\_CAL, then the trigger source is generated by changing the parameters in CAU\_SWTRIG\_CAL register in the software.

### 1.4.6 Status, over-run and overflow detection

The CAU\_ERR\_STATUS register provides diagnostic information of the CAU module's status and any occurring faults. It provides information about status, over-run and out-of-range detection. The status register also shows which ADC's conversion has failed and why.

The over-run bits, OVR, indicate whether an over-run error is detected. An over-run error occurs when one of the result registers is overwritten before being read out by the host controller. The OVR bits indicate the over-run detection for each ADC channel. The overwrite functionality is configured by the OW\_SEL bit in the CAU\_ADCx register for each ADC channel. If the overwrite function is not permitted, the CAU\_RESULTx register is not updated with the new value and the OVR bits are set to indicate an error. If the overwrite function is permitted, the CAU\_RESULTx register is overwritten with the new value and the OVR bits will be still set to notify the user of the overwrite event.

The out-of-range, OOR, bits indicate whether an out of range error (overflow or underflow) is detected. This error is caused during the calibration between the non-calibrated result and the offset value. If the calibrated result, after the subtraction of the offset value, from the non-calibrated result, is out of range causing either an underflow or overflow, the OOR bits are set indicating which ADC channel experienced the error. The result value is set to the maximum value within the range when an overflow is detected, and set to the minimum value within the range when an underflow is detected.

The CTRIG\_SKIP bits indicate when a normal trigger has been ignored by one of the ADC channels. This might be the case if the ADC is not ready to start a new conversion and receives a new trigger. An example of such situation can happen when the CAU is enabled and a conversion is ongoing or when the CAU is enabled but the ADC is still in the power-up period.

The TRIG\_PWRUP bit indicates that a trigger was received when the ADC was still powering up. This bit is flagged in conjunction with the appropriate CTRIG\_SKIP bit. From the information in both these fields, the ADC channel that skipped the trigger can be determined.

The RCONF\_ERR bits indicate an invalid attempt to modify the CAU\_ADCx, CAU\_TRIGx or CAU\_CALIBRATIONx registers' contents while a conversion is ongoing. Modifying the register configuration will be accepted, however, these changes will not take effect until the next conversion is triggered. In other words, the ongoing conversion will use the old configuration and the following conversion will use the updated configuration. This error flag is set to notify the user of an attempt to change the ADC configuration during a conversion. An exception to this is disabling an ADC channel via the enable bit (ADC\_EN) in the CAU\_ADCx registers. If the ADC is disabled by software, even if a conversion is ongoing, it will be disabled instantly and the ongoing conversion will be aborted. The RCONF\_ERR flag will be set even though the ADC is disabled.

The TRIG\_ERR bits indicate that a normal trigger and a calibration trigger have been initiated for a given ADC channel at the same time. In this case, the normal trigger is prioritized and the calibration trigger is ignored.

### 1.4.7 ADC power up

When an ADC channel is enabled, it enters its power-up period. The power-up period lasts for 200 clock cycles. During this period, the ADC will not accept any triggers (normal or calibration). If a trigger is received within this period, the respective CTRIG\_SKIP bit is set in the CAU\_ERR\_STATUS register along with the TRIG\_PWRUP bit to indicate that an invalid trigger is received during power up.

To monitor the state of the ADC channels, the CAU\_PWRUP\_STATUS register provides information regarding whether each ADC is ready or not to accept a trigger. Each bit corresponds to one ADC channel. If the bit displays 0, this means that the ADC is either disabled or still in its power-up period. Meaning that this ADC channel is not ready to accept any triggers. If the bit displays 1, this means that the ADC channel is fully powered up and ready to receive triggers and start a conversion.

This information describes the readiness of each ADC channel in respect to its power-up, and not to be confused with whether the ADC is busy completing another conversion from a previously received trigger. The CAU\_CONV\_STATUS provides information to check whether an older conversion has been completed or not.

### 1.4.8 Interrupt generation and management

A single interrupt request (IRQ) signal is generated by the CAU module to the MCU's Nested Vectored Interrupt Controller (NVIC). The module signals an interrupt request to report the completion of an ADC conversion or the detection of an error. The generated IRQ signal is an active high signal.

The interrupt management system takes information from the CAU\_CONTROL, CAU\_CONV\_INTEN, CAU\_ERR\_INTEN, CAU\_CONV\_STATUS and CAU\_ERR\_STATUS registers. Depending on this information, the interrupt management system makes the decision of whether to generate an interrupt request or not.

The information stored in the CAU\_CONV\_INTEN register defines whether an interrupt generation is enabled or disabled on the completion of a conversion for each ADC channel.

The information stored in the CAU\_ERR\_INTEN register defines whether an interrupt generation is enabled or disabled on each error detected for each ADC channel except for the TRIG\_PWRUP\_EN signal which is common between all 3 ADC channels.

The information stored in the CAU\_CONV\_STATUS register shows whether a conversion is complete or not for each ADC channel. Writing '1' to each field will reset the flag. Once any of these bits are set, an IRQ is generated to the host's NVIC if the interrupt generation is enabled via the CAU\_CONV\_INTEN register. If the interrupt generation is disabled, the CAU\_CONV\_STATUS register will still be updated to report the completion of any conversion.

The information stored in the CAU\_ERR\_STATUS register shows if any error has occurred on any of the ADC channels. Once any of these bits is set, an IRQ is generated to the host's NVIC if the interrupt generation for the corresponding error is enabled via the CAU\_ERR\_INTEN register. If the interrupt generation is disabled,


the CAU\_ERR\_STATUS will still be updated to report any errors without interrupting the host. Writing '1' to each field will reset the flag.

To generate a single IRQ signal, the error detection information is OR-ed with the conversion completion information. Therefore, upon receiving the an interrupt request, the user software must investigate the source of the interrupt to identify whether it was caused due to a conversion completion or the detection of an error.

Note: It is more likely that a conversion complete occurs than an error in conversion. CAU\_CONV\_STATUS register should be checked first.


When CAU is disabled, CAU\_ERR\_STATUS and CAU\_CONV\_STATUS registers will be reset. Internal logic will be set to the default values. when CAU enabled, CAU\_CONV\_STATUS, and CAU\_ERR\_STATUS registers can be cleared at any time by writing '1' to the asserted field. The interrupt-generation configuration registers CAU\_CONV\_INTEN and CAU\_ERR\_INTEN will retain their values if the CAU module is disabled to keep their configured settings when the CAU is enabled once again. If a reset occurs, (eg. POR), these registers will be reset to their default values.

Figure 1-2 shows the interrupt logic of the CAU module. Figure 1-3 shows the error managements logic.



**Figure 1-2: Interrupt control logic**



**Figure 1-3: Error management logic**

### **1.4.9 CAU and ADC enable**

The CAU module features a general enable switch to enable and disable the entire CAU module, as well as three ADC specific enable switches. The CAU enable bit is found in the CAU\_CONTROL register. Each ADC has its own enable bit found in its corresponding CAU\_ADCx register. This section describes the behavior of the module upon disabling each of the mentioned enable switches.

#### **1.4.9.1 Disabling the CAU module**

Upon disabling the CAU module, via the CAU\_CONTROL register, all ADC channels are automatically disabled regardless of the value of the enable bit in each of the CAU\_ADCx registers. However, in this case, the ADC\_EN values in each CAU\_ADCx registers maintain their values. Such that their current configuration will be restored once the CAU module is enabled once again. If the CAU is reset, the values are lost and the default values are assumed.

Disabling the CAU will reset the CAU\_ERR\_STATUS, CAU\_CONV\_STATUS, CAU\_OFFSETx and CAU\_RESULTx registers. The interrupt enable registers CAU\_ERR\_INTEN and CAU\_CONV\_INTEN registers will retain their values such that their configuration is restored once the CAU is enabled once again.

Any issued irq will be reset once the CAU module is disabled. Since both the CAU\_ERR\_STATUS and CAU\_CONV\_STATUS registers will be reset by disabling the CAU module, an IRQ will not be triggered once the CAU module is enabled once again.

#### **1.4.9.2 Disabling the ADC channels**

Each ADC channel can be enabled or disabled independently of the other two channels via the ADC\_EN field in the corresponding CAU\_ADCx register. Disabling a given ADC channel will reset its corresponding bits in the CAU\_ERR\_STATUS and CAU\_CONV\_STATUS registers. The corresponding CAU\_OFFSETx and CAU\_RESULTx will be also reset. If an IRQ was set by a given ADC, it will be automatically reset if the ADC is disabled.


Enabling any of the ADC channels will have no effect until the CAU module is enabled.

## 1.5 Behavioural examples

In this section, operational examples are shown to illustrate the behavior of the CAU module. Each example will incorporate different scenarios to show how the CAU would behave in each situation.

### 1.5.1 Example 1

In this example ADC\_A is enabled and configured by writing to the CAU\_ADCA register. The T/H trigger settings are configured via the CAU\_TRIGA register (not shown in this example). Once the T/H trigger is detected, the conversion will start automatically. Once the conversion is complete, the CAU will set the first bit in conversion complete, CC, field in the CAU\_CONV\_STATUS register to indicate the completion of the conversion, shown in the figure below as event A. Depending on the interrupt generation settings, configured via the CAU\_CONV\_INTEN register, an IRQ will be generated to the system NVIC. Figure 1-4 shows a sequence of events and how the CAU would handle each sequence for ADCA. The same rule applies to the other two ADCs, ADCB and ADCC. This example shows how the module reacts if a second trigger is received before the initial conversion is completed, shown in the figure as event B. The example also shows the behavior of the module if the CAU\_ADCA register (same applies for CAU\_CALIBRATIONA and CAU\_TRIGA registers) configuration is changed while a conversion is ongoing, shown as event C. The register contents will be updated but the changes will not take effect before the current conversion is complete.




- **Event A:** ADCA conversion is completed. The conversion result is stored in the CAU\_RESULTA register. The flag CC[0] in the CAU\_CONV\_STATUS register is set, triggering an IRQ<sup>(2)</sup> to the NVIC.
- **Event B:** ADCA receives a trigger while a conversion is ongoing. The fault flag CTRIG\_SKIP is set in the CAU\_ERR\_STATUS register, triggering an IRQ<sup>(2)</sup> to the NVIC.
- **Event C:** ADCA configuration register (CAU\_ADCA) is changed while a conversion is ongoing. The register contents are modified in the register map, but changes will take effect only when the current conversion is done<sup>(4)</sup>, that is by the following point A. The next conversion will use the updated configuration. Event C will set the RCONF\_ERR fault flag in the CAU\_ERR\_STATUS register which will trigger the IRQ<sup>(2)</sup> to the NVIC.

- Notes:
- (1)  $t_1$  = T/H time + Conversion time as defined in the CAU\_TRIGA and CAU\_ADCA registers respectively.
  - (2) IRQ is triggered assuming that irq generation is enabled in CAU\_ERR\_INTEN and CAU\_CONV\_INTEN registers.
  - (3) Signal is reset by software by writing '1' to CAU\_CONV\_STATUS or CAU\_ERR\_STATUS registers. The signal IRQ follows these signals and hence will be reset too.
  - (4) An exception to this is the ADC\_EN signal in the CAU\_ADCx registers. If this field is toggled, the effect will take place right away without waiting for the current conversion to complete.

Figure 1-4: CAU behaviour – example 1

### 1.5.2 Example 2

In this example ADC\_A is enabled. Once the calibration trigger is detected, the conversion will start automatically. Once the conversion is complete, the CAU will set the OCC[0] bit in the CAU\_CONV\_STATUS register to indicate the completion of the calibration conversion, shown in the figure as event A. The resulting conversion will be stored in the CAU\_OFFSETA register. Depending on the interrupt generation settings, configured via the CAU\_CONV\_INTEN register, an IRQ will be generated to the system NVIC. Figure 1-5 shows a sequence of events and how the CAU would handle each sequence. This example shows how the module reacts if a calibration and a normal trigger are received at the same time, shown in the figure as event B. The example also shows the behavior of the module if a conversion is complete before the previous result is read out from the CAU\_RESULTA register. In this example, the module is configured to overwrite the CAU\_RESULTA register with the new value. The OVR flag is set to indicate that an overrun fault has occurred which will trigger an IRQ. This scenario is shown as event D.




- **Event A:** ADC\_A calibration conversion, triggered by a calibration trigger, is completed. The conversion result is stored in the CAU\_OFFSETA register. T/H period and conversion time are adopted from the normal trigger configuration in CAU\_TRIGA and CAU\_ADCA registers. The flag OCC[0] in the CAU\_CONV\_STATUS register is set, triggering an IRQ<sup>(2)</sup> to the NVIC.
- **Event B:** ADC\_A receives a normal trigger and a calibration trigger at the same time. In this case, the normal trigger is prioritized, and a normal conversion starts. The fault flag TRIG\_ERR[0] is set in the CAU\_ERR\_STATUS register, triggering an IRQ<sup>(2)</sup> to the NVIC, to indicate that a calibration trigger has been ignored.
- **Event C:** ADC\_A normal conversion is complete. The conversion result is stored in the CAU\_RESULTA register. The flag CC[0] in the CAU\_CONV\_STATUS register is set, triggering an IRQ<sup>(2)</sup> to the NVIC.
- **Event D:** A normal trigger is received, and the new conversion is complete before the previous result has been read out from the CAU\_RESULTA register. The CAU\_RESULTA register is updated with the new value if the overwrite option is permitted via the OW\_SEL bits in the CAU\_ADCA register. The OVR[0] fault flag is set to indicate that the old conversion value has been overwritten without being read out. In case the overwrite option is not permitted, the CAU\_RESULTA register is not updated with the new conversion. The OVR[0] fault flag is set to indicate that a new conversion is missed and the result register is not updated. The fault flag will in turn trigger the IRQ<sup>(2)</sup> to the NVIC.

Notes: (1)  $t_1$  = T/H time + Conversion time as defined in the CAU\_TRIGA and CAU\_ADCA registers respectively.  
 (2) IRQ is triggered assuming that irq generation is enabled in CAU\_ERR\_INTEN and CAU\_CONV\_INTEN registers.  
 (3) Signal is reset by software by writing '1' to CAU\_CONV\_STATUS or CAU\_ERR\_STATUS registers. The signal IRQ follows these signals and hence will be reset too.

Figure 1-5: CAU behaviour – example 2

### **1.5.3 Example 3**

This example shows the CAU's behavior when an ADC channel is disabled. When an ADC channel is disabled, all bits corresponding to this channel in the CAU\_CONV\_STATUS or CAU\_ERR\_STATUS registers are reset. The corresponding CAU\_RESULTx and CAU\_OFFSETx registers are also reset. Configuration registers such as CAU\_ADCx, CAU\_TRIGx, CAU\_CALIBRATIONx, CAU\_CONV\_INTEN and CAU\_ERR\_INTEN registers remain unchanged unless the entire module is reset (eg. POR). This is to maintain the configuration in case the ADC channel is re-enabled later on. In this example, ADC\_A is enabled. The module is configured to generate interrupts for any conversion completion or any errors occurring via the CAU\_CONV\_INTEN and CAU\_ERR\_INTEN registers. A calibration trigger is detected and thus the offset is calculated and an IRQ is generated. A normal trigger is then detected and a normal conversion is completed. Two normal triggers are then detected. The second trigger is detected before the first conversion is completed. This will generate an error and the flag CTRIG\_SKIP is set, generating an IRQ. At point E, the ADC is disabled (while a conversion is on-going). The conversion is aborted, CAU\_OFFSETA, CAU\_RESULTA are reset. Any error bits or transmission completion bits in the CAU\_ERR\_STATUS and CAU\_CONV\_STATUS registers will be reset as well. Configuration registers such as CAU\_CONV\_INTEN and CAU\_ERR\_INTEN retain their values. Figure 1-6 shows the behavior of the CAU module in this example.




- **Event A:** ADC\_A is enabled by setting the ADC\_EN bit in the CAU\_ADCA register after enabling the CAU and writing the configuration registers CAU\_CONV\_INTEN, CAU\_ERR\_INTEN, CAU\_TRIGA and CAU\_CALIBRATIONA.
- **Event B:** A calibration trigger was detected and thus the offset has been calculated. The offset value is stored in the CAU\_OFFSETA register and the OCC[0] is set in CAU\_CONV\_STATUS register to indicate the successful completion of this conversion, triggering an IRQ<sup>(2)</sup>.
- **Event C:** A normal trigger was detected, and a normal conversion has commenced. The resulting value is stored in the CAU\_RESULTA register and the CC[0] in CAU\_CONV\_STATUS register is set to indicate the successful completion of a conversion, triggering an IRQ<sup>(2)</sup>.
- **Event D:** Two consecutive normal triggers are received (before the first conversion is completed). The second trigger is then ignored and the CTRIG\_SKIP fault flag is set in the CAU\_ERR\_STATUS register. This will trigger an IRQ<sup>(2,4)</sup>.
- **Event E:** At this point, ADC\_A is disabled by resetting the ADC\_EN field in the CAU\_ADCA register. Note that a conversion was ongoing, and this would typically flag a RCONF\_ERR fault. However, disabling the ADC will take effect immediately. The ongoing conversion is aborted, CAU\_OFFSETA and CAU\_RESULTA registers are reset. Any fault flags or conversion completion flags related to ADC\_A in the CAU\_ERR\_STATUS and CAU\_CONV\_STATUS registers, respectively, are reset as well (faults and completion flags of other ADC channels are not altered). Consequently, any IRQ generated by the ADC\_A will be reset.
- **Event F:** Upon setting ADC\_EN, the CAU\_ERR\_INTEN, CAU\_CONV\_INTEN, CAU\_CALIBRATIONA, CAU\_TRIGA registers are unchanged and retain their previous values.

- Notes:
- (1)  $t_1 = T/H \text{ time} + \text{Conversion time}$  as defined in the CAU\_TRIGA and CAU\_ADCA registers respectively.
  - (2) IRQ is triggered assuming that irq generation is enabled in CAU\_ERR\_INTEN and CAU\_CONV\_INTEN registers.
  - (3) Signal is reset by software by writing '1' to CAU\_CONV\_STATUS or CAU\_ERR\_STATUS registers. The signal IRQ follows these signals and hence will be reset too.
  - (4) The IRQ signal in this case is assumed to not be reset by software for illustration purposes.

Figure 1-6: CAU behaviour – example 3

## 1.5.4 Example 4

In this example, the ADC power-up sequence is demonstrated in Figure 1-7. The ADC is enabled when the ADC\_EN signal is high and CAU is enabled. Changing ADC\_EN will not have any effect if CAU is not enabled. On the other hand, disabling CAU will not affect the setting of ADC\_EN. In other words, the CAU\_ADCx register retains its value so the ADC will restore its configuration right away when CAU is enabled once again. If a trigger (normal or calibration) is received when the ADC is not enabled (or still in its power-up period), the trigger will be skipped and the CTRIG\_SKIPX and TRIG\_PWRUP signals will be set to indicate that a trigger has been received when the ADC was not powered up yet. If interrupt generation for these two signals is enabled from the CAU\_ERR\_INTEN register, an IRQ will be triggered. Writing '1' to these bit fields in the CAU\_ERR\_STATUS register will reset the error flags and hence the IRQ signal as well.



- **Event A:** ADC channel A is enabled via the ADC\_EN signal in the CAU\_ADCA register. However, the ADC won't be enabled until the CAU module is enabled first. Once CAU is enabled and ADC\_EN is high, the ADC will enter its power-up period. After the power-up period is complete, the PWRD\_UP[0] bit is set to indicate that ADC channel A is powered up and ready to receive triggers.
- **Event B:** The CAU is disabled while ADC\_EN is still enabled. The ADC will be disabled but the CAU\_ADCA configuration is retained. The PWRD\_UP[0] bit is reset indicating that the ADC is disabled.
- **Event C:** The CAU module is enabled once again. Since there were no changes in the CAU\_ADCA configuration and ADC\_EN is still high, the ADC channel will be enabled once again, and it will enter the power-up period right away.
- **Event D:** ADC channel A is disabled via the CAU\_ADCA register while CAU is still enabled. The ADC will be disabled right away and the PWRD\_UP[0] bit is reset indicating that the ADC is disabled.
- **Event E:** A trigger is received while the ADC is still in its power-up period. The trigger is skipped and CTRIG\_SKIP[0] and TRIG\_PWRUP bits are set in the CAU\_ERR\_STATUS register to indicate that a trigger has been skipped because ADC channel A was still in its power-up period. An IRQ is generated if interrupt generation is enabled via the CAU\_ERR\_INTEN register.

Notes: (1) PWRD\_UP<2:0> signal is found in the CAU\_PWRUP\_STATUS register.  
 (2)  $t_{pwrup}$  is equal to 200 clock cycles.  
 (3) Signal is reset by software by writing '1' to the corresponding bits in CAU\_ERR\_STATUS registers. The IRQ signal follows these signals and hence will be reset too.

Figure 1-7: CAU behavior – example 4

## 1.6 DMA Transfer

It is possible to transfer the results of the ADC conversion (CAU\_RESULTx or CAU\_OFFSETx) by CAU to a specific memory location using DMA. This can minimise software effort as it is possible to record long array of data capture before analysing it. When a conversion is completed, a DMA request is triggered. When the total number of conversions are equal to the number of DMA request defined by NUM\_ACQ in CAU\_DMA\_CONFIG register, a DMA transfer request will take place to transfer the data from DAU\_RESULTx or DAU\_OFFSETx registers to a desired memory destination defined by DMA<sup>1</sup>. CAU\_DMA\_EN in CAU\_DMA\_CONFIG register defines which one of the three ADC conversions should contribute to the total number of DMA request. For example if CAU\_DMA\_EN is set to 110<sub>b</sub>, then the conversion complete for ADC\_C and ADC\_B will contribute to the total number of DMA request. In this case, if NUM\_ACQ is set to 2, then the DMA transfer will take place once the conversions are completed for ADC\_C and ADC\_B. It is important that NUM\_ACQ to be set to a value smaller or equal to the number of ADC channels contributing to the DMA request which is defined by CAU\_DMA\_EN or otherwise no DMA transfer will take place. For example if DMASLT\_EN is set to 011<sub>b</sub>, then the DMA request will be sent for ADC\_A and ADC\_B after conversion completion adding to a total of two DMA request. In this case, if NUM\_ACQ is set to a value greater than 2, no DMA transfer will take place, because the total number of DMA request are done by only two ADC channels and hence it never exceeds 2 DMA requests. Upon completion of a DMA transfer, the pending requests reset and the next DMA transfer occurs once the next set of conversions occur.

Note: (1) The DMA module needs to be configured properly to define the starting and destination address for data to be sent correctly from CAU register to a desired memory address. (Refer to DMA document to configure the settings accordingly)



## 1.7 Register Set

The host can access the module's register set via the AMBA APB interface. Registers are word aligned. Reserved and unimplemented bits are read as zero.

Each ADC channel has its corresponding set of configuration registers. The module also features registers to control and read out all interrupt sources.

The register map of the CAU consists of 27 16-bit registers. Table 1 summarizes the register addresses, access types and reset values. The starting address of the CAU module is 0x40000000.

Base Address: 0x40000000

**Table 1: Register map of the CAU module**

| Register Name                    | Access Type | Address Offset | Reset Value |
|----------------------------------|-------------|----------------|-------------|
| <a href="#">CAU CONTROL</a>      | R/W         | 0x00           | 0x0000      |
| <a href="#">CAU ADCA</a>         | R/W         | 0x04           | 0x0000      |
| <a href="#">CAU ADCB</a>         | R/W         | 0x08           | 0x0000      |
| <a href="#">CAU ADCC</a>         | R/W         | 0x0C           | 0x0000      |
| <a href="#">CAU TRIGA</a>        | R/W         | 0x10           | 0x0002      |
| <a href="#">CAU TRIGB</a>        | R/W         | 0x14           | 0x0002      |
| <a href="#">CAU TRIGC</a>        | R/W         | 0x18           | 0x0002      |
| <a href="#">CAU SWTRIG</a>       | R/W         | 0x1C           | 0x0000      |
| <a href="#">CAU CALIBRATIONA</a> | R/W         | 0x20           | 0x0000      |
| <a href="#">CAU CALIBRATIONB</a> | R/W         | 0x24           | 0x0000      |
| <a href="#">CAU CALIBRATIONC</a> | R/W         | 0x28           | 0x0000      |
| <a href="#">CAU SWTRIG CAL</a>   | R/W         | 0x2C           | 0x0000      |
| <a href="#">CAU IIRA</a>         | R/W         | 0x30           | 0x0000      |
| <a href="#">CAU IIRB</a>         | R/W         | 0x34           | 0x0000      |
| <a href="#">CAU IIRC</a>         | R/W         | 0x38           | 0x0000      |
| <a href="#">CAU_ERR_STATUS</a>   | R/1C        | 0x3C           | 0x0000      |
| <a href="#">CAU_ERR_INTEN</a>    | R/W         | 0x40           | 0x0000      |
| <a href="#">CAU PWRUP_STATUS</a> | R           | 0x44           | 0x0000      |
| <a href="#">CAU CONV_STATUS</a>  | R/1C        | 0x48           | 0x0000      |
| <a href="#">CAU CONV_INTEN</a>   | R/W         | 0x4C           | 0x0000      |
| <a href="#">CAU OFFSETA</a>      | R           | 0x50           | 0x0000      |
| <a href="#">CAU OFFSETB</a>      | R           | 0x54           | 0x0000      |
| <a href="#">CAU OFFSETC</a>      | R           | 0x58           | 0x0000      |
| <a href="#">CAU RESULTA</a>      | R           | 0x5C           | 0x0000      |
| <a href="#">CAU RESULTB</a>      | R           | 0x60           | 0x0000      |
| <a href="#">CAU RESULTC</a>      | R           | 0x64           | 0x0000      |
| <a href="#">CAU_DMA_CONFIG</a>   | R/W         | 0x68           | 0x0001      |

**CAU\_CONTROL**

Reset value = 0x0000

RegisterAddress: 0x40000000

This register disables or enables the whole CAU System.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0   |
|------|------|------|------|------|------|------|--------|
| -    | -    | -    | -    | -    | -    | -    | CAU_EN |
| U    | U    | U    | U    | U    | U    | U    | R/W    |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field  | Bits | Description                                                                 |
|--------|------|-----------------------------------------------------------------------------|
| CAU_EN | 0    | Master enable bit for the CAU module<br>0: Disabled (default)<br>1: Enabled |

**CAU\_ADCx**

Reset value = 0x0000

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Register Address CAU\_ADCA: 0x40000004

Register Address CAU\_ADCB: 0x40000008

Register Address CAU\_ADCC: 0x4000000C

There are in total three ADCs for each phase, ADCA, ADCB and ADCC. The settings for each of these ADCs are independent. The settings in these registers define the conversion speed, the overwrite setting and if the corresponding ADC channel should be enabled. Also the settings in this register define if a conversion should be calibrated automatically or not.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4   | bit3   | bit2             | bit1 | bit0 |
|------|------|------|--------|--------|------------------|------|------|
| -    | -    | -    | OW_SEL | ADC_EN | CACNV_SPEED[1:0] |      | CM   |
| U    | U    | U    | R/W    | R/W    | R/W              | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                   | Bits | Description                                                                                                                                                                                                                                                                                                       |
|-------------------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>ACM</b>              | 0    | <b>Automatic Calibration Mode</b><br><br>When enabled, the automatic calibration function is activated. The zero-current offset-voltage value is removed automatically from the measured voltage during conversions. The result is stored in the CAU_RESULTx register.<br><br>0: Disabled (default)<br>1: Enabled |
| <b>CACNV_SPEED[1:0]</b> | 2:1  | <b>Conversion Speed Selection.</b><br><br>00b: 1.0 $\mu$ s (default)<br>01b: 1.5 $\mu$ s<br>10b: 2.0 $\mu$ s<br>11b: 2.5 $\mu$ s                                                                                                                                                                                  |
| <b>ADC_EN</b>           | 3    | <b>ADC enable bit.</b><br><br>0: Disabled (default)<br>1: Enabled                                                                                                                                                                                                                                                 |
| <b>OW_SEL</b>           | 4    | <b>Overwrite Selection Bit.</b><br><br>Selects whether a new conversion will automatically overwrite the previous conversion stored in the CAU_RESULTx register if it has not been read yet.<br><br>0: Overwrite not permitted (default)<br>1: Overwrite permitted                                                |

**CAU\_TRIGx**

Reset value = 0x0002

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Register Address CAU\_TRIGA: 0x40000010

Register Address CAU\_TRIGB: 0x40000014

Register Address CAU\_TRIGC: 0x40000018

This register defines the track and hold period, the source selection for the normal trigger signal and the setting for the trigger edge detection.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8      |
|-------|-------|-------|-------|-------|-------|------|-----------|
| -     | -     | -     | -     | -     | -     | -    | CTESEL[1] |
| U     | U     | U     | U     | U     | U     | U    | R/W       |

| bit7      | bit6        | bit5 | bit4 | bit3 | bit2          | bit1 | bit0 |
|-----------|-------------|------|------|------|---------------|------|------|
| NTESEL[0] | NTSSEL[3:0] |      |      |      | CATH_PRD[2:0] |      |      |
| R/W       | R/W         | R/W  | R/W  | R/W  | R/W           | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CATH_PRD[2:0]</b> | 2:0  | <b>CAU Track and Hold Period</b><br><br>000 <sub>b</sub> : 0 $\mu$ s <sup>(1)</sup><br>001 <sub>b</sub> : 0.5 $\mu$ s<br>010 <sub>b</sub> : 1.0 $\mu$ s (default)<br>011 <sub>b</sub> : 1.5 $\mu$ s<br>100 <sub>b</sub> : 2.0 $\mu$ s<br>101 <sub>b</sub> : 3.0 $\mu$ s<br>110 <sub>b</sub> : 4.0 $\mu$ s<br>111 <sub>b</sub> : 5.0 $\mu$ s                                                                                                                                                                                                                                                                                                                                                                                            |
| <b>NTSSEL[3:0]</b>   | 6:3  | <b>Normal Trigger Source Selection</b><br><br>0000 <sub>b</sub> : ADCxNT <sup>(2)</sup> (default)      1000 <sub>b</sub> : PD2 <sup>(4)</sup><br>0001 <sub>b</sub> : sw_trig      1001 <sub>b</sub> : PD3 <sup>(4)</sup><br>0010 <sub>b</sub> : T1_Trigger <sup>(3)</sup> 1010 <sub>b</sub> : PD4 <sup>(4)</sup><br>0011 <sub>b</sub> : T2_Trigger <sup>(3)</sup> 1011 <sub>b</sub> : PD5 <sup>(4)</sup><br>0100 <sub>b</sub> : T3_Trigger <sup>(3)</sup> 1100 <sub>b</sub> : PD6 <sup>(4)</sup><br>0101 <sub>b</sub> : T4_Trigger <sup>(3)</sup> 1101 <sub>b</sub> : PD7 <sup>(4)</sup><br>0110 <sub>b</sub> : PD0 <sup>(4)</sup> 1110 <sub>b</sub> : Reserved<br>0111 <sub>b</sub> : PD1 <sup>(4)</sup> 1111 <sub>b</sub> : Reserved |
| <b>NTESEL[1:0]</b>   | 8:7  | <b>Normal Trigger Edge Selection</b><br><br>00 <sub>b</sub> : Rising edge (default)<br>01 <sub>b</sub> : Falling edge<br>10 <sub>b</sub> : Rising or falling edge<br>11 <sub>b</sub> : Rising edge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Notes                |      | (1) The T/H period value of 0 $\mu$ s has been added due to the possibility of having some standby time between one conversion and the following. Meaning that no T/H period time is needed for the ADC.<br>(2) Input from Pulse Width Modulation Unit (PWMU)<br>(3) Input from general purpose timer unit (GTU)<br>(4) External Input source connected to GPIO. The GPIO port needs to be configured as digital input in GPIO module. Refer to GPIO documentation for setting up GPIO as input.                                                                                                                                                                                                                                       |

**CAU\_SWTRIG**

Reset value = 0x0000

Register Address: 0x4000001C

This register generates the normal trigger source when NTSSEL is set to sw\_trig.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2            | bit1 | bit0 |
|------|------|------|------|------|-----------------|------|------|
| -    | -    | -    | -    | -    | SW_TRIG_EN[2:0] |      |      |
| U    | U    | U    | U    | U    | R/W             | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                  | Bits | Description                               |
|------------------------|------|-------------------------------------------|
| <b>SW_TRIG_EN[2:0]</b> | 2:0  | <b>Software Normal Trigger Generation</b> |

This register will generate the normal trigger. SW\_TRIG must be selected as the trigger source ('NTSSEL=0001') in the CAU\_TRIGx register.

000<sub>b</sub>: All software triggers disabled (default)

001<sub>b</sub>: Set Normal Trigger High for ADC\_A

010<sub>b</sub>: Set Normal Trigger High for ADC\_B

011<sub>b</sub>: Set Normal Trigger High for ADC\_B and ADC\_A

100<sub>b</sub>: Set Normal Trigger High for ADC\_C

101<sub>b</sub>: Set Normal Trigger High for ADC\_C and ADC\_A

110<sub>b</sub>: Set Normal Trigger High for ADC\_C and ADC\_B

111<sub>b</sub>: Set Normal Trigger High for all three ADC\_C, ADC\_B and ADC\_A

**CAU\_CALIBRATIONx**

Reset value = 0x0000

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Register Address CALIBRATIONA: 0x40000020

Register Address CALIBRATIONB: 0x40000024

Register Address CALIBRATIONC: 0x40000028

This register defines the source selection for the calibration trigger signal and the setting for the calibration trigger edge detection.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5        | bit4 | bit3        | bit2 | bit1 | bit0 |
|------|------|-------------|------|-------------|------|------|------|
| -    | -    | CTESEL[1:0] |      | CTSSEL[3:0] |      |      |      |
| U    | U    | R/W         | R/W  | R/W         | R/W  | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                                                                                                                                                                                                                                                                                                                 | Bits | Description                                         |                                        |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------------------------------------------------|----------------------------------------|
| CTSSEL[3:0]                                                                                                                                                                                                                                                                                                           | 3:0  | <b>Calibration Trigger Source Selection.</b>        |                                        |
|                                                                                                                                                                                                                                                                                                                       |      | 0000 <sub>b</sub> : ADCxCT <sup>(1)</sup> (default) | 1000 <sub>b</sub> : PD2 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0001 <sub>b</sub> : sw_trig_cal                     | 1001 <sub>b</sub> : PD3 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0010 <sub>b</sub> : T1_trigger <sup>(2)</sup>       | 1010 <sub>b</sub> : PD4 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0011 <sub>b</sub> : T2_trigger <sup>(2)</sup>       | 1011 <sub>b</sub> : PD5 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0100 <sub>b</sub> : T3_trigger <sup>(2)</sup>       | 1100 <sub>b</sub> : PD6 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0101 <sub>b</sub> : T4_trigger <sup>(2)</sup>       | 1101 <sub>b</sub> : PD7 <sup>(3)</sup> |
|                                                                                                                                                                                                                                                                                                                       |      | 0110 <sub>b</sub> : PD0 <sup>(3)</sup>              | 1110 <sub>b</sub> : Reserved           |
|                                                                                                                                                                                                                                                                                                                       |      | 0111 <sub>b</sub> : PD1 <sup>(3)</sup>              | 1111 <sub>b</sub> : Reserved           |
| CTESEL[1:0]                                                                                                                                                                                                                                                                                                           | 5:4  | <b>Calibration trigger edge selection.</b>          |                                        |
|                                                                                                                                                                                                                                                                                                                       |      | 00 <sub>b</sub> : Rising edge (default)             |                                        |
|                                                                                                                                                                                                                                                                                                                       |      | 01 <sub>b</sub> : Falling edge                      |                                        |
|                                                                                                                                                                                                                                                                                                                       |      | 10 <sub>b</sub> : Rising or falling edge            |                                        |
|                                                                                                                                                                                                                                                                                                                       |      | 11 <sub>b</sub> : Rising edge                       |                                        |
| <div>(1) Input from Pulse Width Modulation Unit (PWMU)</div> <div>(2) Input from general purpose timer unit (GTU)</div> <div>(3) External Input source connected to GPIO. The GPIO port needs to be configured as input in GPIO module. Refer to GPIO documentation for setting up required GPIO port as input.</div> |      |                                                     |                                        |

**CAU\_SWTRIG\_CAL**

Reset value = 0x0000

Register Address: 0x4000002C

This register generates the calibration trigger source when CTSSEL is set to sw\_cal\_trig.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2           | bit1 | bit0 |
|------|------|------|------|------|----------------|------|------|
| -    | -    | -    | -    | -    | SW_CAL_EN[2:0] |      |      |
| U    | U    | U    | U    | U    | R/W            | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                 | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>SW_CAL_EN[2:0]</b> | 2:0  | <b>Software Calibration Trigger Generation</b><br><br>This register will generate the calibration trigger. SW_TRIG_CAL must be selected as the trigger source ('CTSSEL=0001') in the CAU_CALIBRATIONx register.<br><br>000 <sub>b</sub> : All software triggers disabled (default)<br>001 <sub>b</sub> : Set Calibration Trigger High for ADC_A<br>010 <sub>b</sub> : Set Calibration Trigger High for ADC_B<br>011 <sub>b</sub> : Set Calibration Trigger High for ADC_B and ADC_A<br>100 <sub>b</sub> : Set Calibration Trigger High for ADC_C<br>101 <sub>b</sub> : Set Calibration Trigger High for ADC_C and ADC_A<br>110 <sub>b</sub> : Set Calibration Trigger High for ADC_C and ADC_B<br>111 <sub>b</sub> : Set Calibration Trigger High for all three ADC_C, ADC_B and ADC_A |

**CAU\_IIRx**

Reset value = 0x0000

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Register Address IIRA: 0x40000030

Register Address IIRB: 0x40000034

Register Address IIRC: 0x40000038

This register set the enable setting and coefficient factor for IIR filter.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2   | bit1        | bit0 |
|------|------|------|------|------|--------|-------------|------|
| -    | -    | -    | -    | -    | IIR_EN | CF_COE[1:0] |      |
| U    | U    | U    | U    | U    | R/W    | R/W         | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field              | Bits | Description                                                                                                                                                                                                                                                                                                                              |
|--------------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CF_COE[1:0]</b> | 1:0  | <b>CAU Filter Coefficient</b><br>The value indicates the dividing factor for the IIR filter coefficients. The dividing factor is given by $2^n$ . Check this <a href="#">ADC Offset Measurement</a> section for further information.<br>00 <sub>b</sub> : n=0<br>01 <sub>b</sub> : n=1<br>10 <sub>b</sub> : n=2<br>11 <sub>b</sub> : n=3 |
| <b>IIR_EN</b>      | 2    | <b>IIR filter enable bit.</b><br>The IIR filter is used only during the calculation of the offset value.<br>0: Disabled (default)<br>1: Enabled                                                                                                                                                                                          |



**CAU\_ERR\_STATUS**

Reset value = 0x0000

Register Address: 0x4000003C

This register contains the information about over-run , out of range, register configuration error , trigger skip , power up trigger error and normal and calibration trigger overlap error flags.

| bit15         | bit14 | bit13 | bit12      | bit11           | bit10 | bit9 | bit8         |
|---------------|-------|-------|------------|-----------------|-------|------|--------------|
| TRIG_ERR[2:0] |       |       | TRIG_PWRUP | CTRIG_SKIP[2:0] |       |      | RCONF_ERR[2] |
| R/1C          | R/1C  | R/1C  | R/1C       | R/1C            | R/1C  | R/1C | R/1C         |

| bit7           | bit6 | bit5     | bit4 | bit3 | bit2     | bit1 | bit0 |
|----------------|------|----------|------|------|----------|------|------|
| RCONF_ERR[1:0] |      | OOR[2:0] |      |      | OVR[2:0] |      |      |
| R/1C           | R/1C | R/1C     | R/1C | R/1C | R/1C     | R/1C | R/1C |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field           | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-----------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>OVR[2:0]</b> | 2:0  | <b>OVER-RUN</b><br><br>This flag is set if a new conversion is complete but the old information in the CAU_RESULTx register has not been read yet. The old result may or may not be overwritten, depending on the overwrite setting in the CAU_ADCx register. There are three bits each correspond to an ADC channel. Writing '1' to this field clears the flag. Interrupt generation must be enabled by configuring the CAU_ERR_INTEN register to generate an IRQ.<br><br>000b: No Over-Run Detected<br>001b: Over-Run Detected for ADC_A Conversion<br>010b: Over-Run Detected for ADC_B Conversion<br>011b: Over-Run Detected for ADC_B and ADC_A Conversion<br>100b: Over-Run Detected for ADC_C Conversion<br>101b: Over-Run Detected for ADC_C and ADC_A Conversion<br>110b: Over-Run Detected for ADC_C and ADC_B Conversion<br>111b: Over-Run Detected for all three ADC_C, ADC_B and ADC_A Conversion |
| <b>OOR[2:0]</b> | 5:3  | <b>Out-of-Range flag</b><br><br>Indicates any out-of-range detection (overflow or underflow) between the non-calibrated result and the offset value. There are three bits each correspond to an ADC channel. Writing '1' to this field clears the flag. Interrupt generation must be enabled by configuring CAU_ERR_INTEN register to generate an IRQ.<br><br>000b: No out of range Detected for a conversion<br>001b: out of range Detected for ADC_A Conversion<br>010b: out of range Detected for ADC_B Conversion<br>011b: out of range Detected for ADC_B and ADC_A Conversion<br>100b: out of range Detected for ADC_C Conversion<br>101b: out of range Detected for ADC_C and ADC_A Conversion<br>110b: out of range Detected for ADC_C and ADC_B Conversion<br>111b: out of range Detected for all three ADC_C, ADC_B and ADC_A Conversion                                                             |

RCONF\_ERR[2:0] 8:6

**Configuration error flag.**

This flag is set when an attempt to modify the contents of the CAU\_ADCx, CAU\_TRIGx or CAU\_CALIBRATIONx registers takes places while a conversion is ongoing<sup>(1)</sup>. Writing '1' to this field clears the flag. Interrupt generation must be enabled by configuring the CAU\_ERR\_INTEN register to generate an IRQ.

000b: No Register Configuration Error Detected  
 001b: Register Configuration Error Detected for ADC\_A  
 010b: Register Configuration Error Detected for ADC\_B  
 011b: Register Configuration Error Detected for ADC\_B and ADC\_A  
 100b: Register Configuration Error Detected for ADC\_C  
 101b: Register Configuration Error Detected for ADC\_C and ADC\_A  
 110b: Register Configuration Error Detected for ADC\_C and ADC\_B  
 111b: Register Configuration Error Detected for all three ADC\_C, ADC\_B and ADC\_A

CTRIG\_SKIP[2:0] 11:9

**CAU Trigger Skip flag.**

This flag indicates that a trigger has been ignored either because a conversion was ongoing, or the ADC was still powering up when the trigger was received. Each bit corresponds to an ADC channel. Writing '1' to this field clears the flag. Interrupt generation must be enabled by configuring the CAU\_ERR\_INTEN register to generate an IRQ.

000b: No Trigger Skip Detected  
 001b: Trigger Skip Detected for ADC\_A  
 010b: Trigger Skip Detected for ADC\_B  
 011b: Trigger Skip Detected for ADC\_B and ADC\_A  
 100b: Trigger Skip Detected for ADC\_C  
 101b: Trigger Skip Detected for ADC\_C and ADC\_A  
 110b: Trigger Skip Detected for ADC\_C and ADC\_B  
 111b: Trigger Skip Detected for all three ADC\_C, ADC\_B and ADC\_A

TRIG\_PWRUP<sup>(2)</sup> 12**Trigger received during ADC power-up flag**

This flag is asserted when any ADC channel receives a normal or calibration trigger before it has completed its power-up cycle. The trigger will be ignored in this case. ADC power-up information is available in the CAU\_PWRUP\_STATUS register. Writing '1' to this field clears the fault flag. Interrupt generation must be enabled by configuring the CAU\_ERR\_INTEN register to generate an IRQ.

0: No triggers received during power-up error  
 1: Trigger received during power-up error

TRIG\_ERR[2:0] 15:13

**Trigger overlap error flag**

This flag indicates that both normal and calibration triggers have been set at the same time for a given ADC channel. In this case, the normal trigger is prioritized and the calibration trigger is ignored. Writing '1' to this field clears the flag. Interrupt generation must be enabled in the CAU\_ERR\_INTEN register to generate an IRQ.

000b: No Trigger Skip Detected  
 001b: Trigger Overlap Error Detected for ADC\_A  
 010b: Trigger Overlap Error Detected for ADC\_B  
 011b: Trigger Overlap Error Detected for ADC\_B and ADC\_A  
 100b: Trigger Overlap Error Detected for ADC\_C  
 101b: Trigger Overlap Error Detected for ADC\_C and ADC\_A  
 110b: Trigger Overlap Error Detected for ADC\_C and ADC\_B  
 111b: Trigger Overlap Error Detected for all three ADC\_C, ADC\_B and ADC\_A

- Notes
- (1) Except for disabling the ADC channel via the ADC\_EN field in the CAU\_ADCx register.
  - (2) This bit along with the information in the CTRIG\_SKIP[2:0] field will indicate which ADC channel caused the fault.

**CAU\_ERR\_INTEN**

Reset value = 0x0000

Register Address: 0x40000040

This register will enable the corresponding interrupt generation for errors reported in CAU\_ERR\_STATUS register.

| bit15            | bit14 | bit13 | bit12             | bit11              | bit10 | bit9 | bit8                |
|------------------|-------|-------|-------------------|--------------------|-------|------|---------------------|
| TRIG_ERR_EN[2:0] |       |       | TRIG_PWRU<br>P_EN | CTRIG_SKIP_EN[2:0] |       |      | RCONF_ERR<br>_EN[2] |
| R/W              | R/W   | R/W   | R/W               | R/W                | R/W   | R/W  | R/W                 |

| bit7              | bit6 | bit5        | bit4 | bit3 | bit2        | bit1 | bit0 |
|-------------------|------|-------------|------|------|-------------|------|------|
| RCONF_ERR_EN[1:0] |      | OOR_EN[2:0] |      |      | OVR_EN[2:0] |      |      |
| R/W               | R/W  | R/W         | R/W  | R/W  | R/W         | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field              | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|--------------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>OVR_EN[2:0]</b> | 2:0  | <b>Overrun Interrupt enable</b> <p>This field enables or disables interrupts caused by an OVR error. The error information will be reported in the CAU_ERR_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.</p> <p>000<sub>b</sub>: Interrupt Generation is disabled for OVR flag<br/> 001<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_A<br/> 010<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_B<br/> 011<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_B and ADC_A<br/> 100<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_C<br/> 101<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_C and ADC_A<br/> 110<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_C and ADC_B<br/> 111<sub>b</sub>: Interrupt Generation is enabled for OVR flag in ADC_C, ADC_B and ADC_A</p>      |
| <b>OOR_EN[2:0]</b> | 5:3  | <b>Out-of-range Interrupt enable</b> <p>This field enables or disables interrupts caused by an OOR error. The error information will be reported in the CAU_ERR_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.</p> <p>000<sub>b</sub>: Interrupt Generation is disabled for OOR flag<br/> 001<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_A<br/> 010<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_B<br/> 011<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_B and ADC_A<br/> 100<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_C<br/> 101<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_C and ADC_A<br/> 110<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_C and ADC_B<br/> 111<sub>b</sub>: Interrupt Generation is enabled for OOR flag in ADC_C, ADC_B and ADC_A</p> |

RCONF\_ERR\_EN[2:0] 8:6

**Register Configuration Error Interrupt Enable**

This field enables or disables interrupts caused by a RCONF\_ERR error. The error information will be reported in the CAU\_ERR\_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.

000<sub>b</sub>: Interrupt Generation is disabled for RCONF\_ERR flag  
 001<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_A  
 010<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_B  
 011<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_B and ADC\_A  
 100<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_C  
 101<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_C and ADC\_A  
 110<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_C and ADC\_B  
 111<sub>b</sub>: Interrupt Generation is enabled for RCONF\_ERR flag in ADC\_C, ADC\_B and ADC\_A

CTRIG\_SKIP\_EN[2:0] 11:9

**Trigger Skip Interrupt Enable**

This field enables or disables interrupts caused by a CTRIG\_SKIP error. The error information will be reported in the CAU\_ERR\_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.

000<sub>b</sub>: Interrupt Generation is disabled for CTRIG\_SKIP flag  
 001<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_A  
 010<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_B  
 011<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_B and ADC\_A  
 100<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_C  
 101<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_C and ADC\_A  
 110<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_C and ADC\_B  
 111<sub>b</sub>: Interrupt Generation is enabled for CTRIG\_SKIP flag in ADC\_C, ADC\_B and ADC\_A

TRIG\_PWRUP\_EN 12

**Trigger Power-up Error Interrupt Enable**

This field enables or disables interrupts caused by a TRIG\_PWRUP error. The error information will be reported in the CAU\_ERR\_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.

0: Trigger during power-up error interrupt disabled (default)  
 1: Trigger during power-up error interrupt enabled

TRIG\_ERR\_EN[2:0] 15:13

**Trigger Overlap Error Interrupt Enable**

This field enables or disables interrupts caused by a TRIG\_ERR. The error information will be reported in the CAU\_ERR\_STATUS register even if the interrupt is disabled. Only the interrupt generation is affected by changing this field.

000<sub>b</sub>: Interrupt Generation is disabled for TRIG\_ERR flag  
 001<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_A  
 010<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_B  
 011<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_B and ADC\_A  
 100<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_C  
 101<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_C and ADC\_A  
 110<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_C and ADC\_B  
 111<sub>b</sub>: Interrupt Generation is enabled for TRIG\_ERR flag in ADC\_C, ADC\_B and ADC\_A

**CAU\_PWRUP\_STATUS**

Reset value = 0x0000

Register Address: 0x40000044

This register indicates the ADC power-up status.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2         | bit1 | bit0 |
|------|------|------|------|------|--------------|------|------|
| -    | -    | -    | -    | -    | PWRD_UP[2:0] |      |      |
| U    | U    | U    | U    | U    | R            | R    | R    |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>PWRD_UP [2:0]</b> | 2:0  | <b>Power-up</b><br><br>This field indicates the ADCs power-up status. The value 1 indicates that the ADC channel is powered-up and is ready to perform a conversion. The value 0 indicates that the ADC channel is either disabled or still powering-up. This field shall be checked after enabling an ADC channel to know when the ADC has completed its power-up cycle.<br><br>Each bit corresponds to an ADC channel in the following order: cba<br><br>000 <sub>b</sub> : All ADC channels are disabled or powering up.<br>001 <sub>b</sub> : ADC_A is powered up<br>010 <sub>b</sub> : ADC_B is powered up<br>011 <sub>b</sub> : ADC_A and ADC_B are powered up<br>100 <sub>b</sub> : ADC_C is powered up<br>101 <sub>b</sub> : ADC_A and ADC_C are powered up<br>110 <sub>b</sub> : ADC_B and ADC_C are powered up<br>111 <sub>b</sub> : All ADC channels are powered up |

## CAU\_CONV\_STATUS

Reset value = 0x0000

Register Address: 0x40000048

This register will provide a status report if a conversion has been completed by a normal or calibration trigger.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5     | bit4 | bit3 | bit2    | bit1 | bit0 |
|------|------|----------|------|------|---------|------|------|
| -    | -    | OCC[2:0] |      |      | CC[2:0] |      |      |
| U    | U    | R/1C     | R/1C | R/1C | R/1C    | R/1C | R/1C |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field           | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CC[2:0]</b>  | 2:0  | <b>Conversion Completed Flag</b> <p>This flag is set when an ADC channel completes a conversion, triggered by a normal trigger, and the information is ready to be read from the CAU_RESULTx register. This flag will trigger an IRQ to the system NVIC if the corresponding 'CC_EN[2:0]' bits are set in the CAU_CONV_INTEN register. Writing '1' to this field clears the flag.</p> <p>000<sub>b</sub>: No conversion is completed by a normal trigger<br/> 001<sub>b</sub>: A conversion is completed by a normal trigger for ADC_A<br/> 010<sub>b</sub>: A conversion is completed by a normal trigger for ADC_B<br/> 011<sub>b</sub>: A conversion is completed by a normal trigger for ADC_B and ADC_A<br/> 100<sub>b</sub>: A conversion is completed by a normal trigger for ADC_C<br/> 101<sub>b</sub>: A conversion is completed by a normal trigger for ADC_C and ADC_A<br/> 110<sub>b</sub>: A conversion is completed by a normal trigger for ADC_C and ADC_B<br/> 111<sub>b</sub>: A conversion is completed by a normal trigger for ADC_C, ADC_B and ADC_A</p>                                                                                       |
| <b>OCC[2:0]</b> | 5:3  | <b>Offset Conversion Completed Flag</b> <p>This flag is set when an ADC channel completes a calibration conversion (offset calculation), triggered by a calibration trigger, and the information is ready to be read from the CAU_OFFSETx register. This flag will trigger an IRQ to the system NVIC if the corresponding 'OCC_EN[2:0]' bits are set in the CAU_CONV_INTEN register. Writing '1' to this field clears the flag.</p> <p>000<sub>b</sub>: No conversion is completed by a calibration trigger<br/> 001<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_A<br/> 010<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_B<br/> 011<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_B and ADC_A<br/> 100<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_C<br/> 101<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_C and ADC_A<br/> 110<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_C and ADC_B<br/> 111<sub>b</sub>: A conversion is completed by a calibration trigger for ADC_C, ADC_B and ADC_A</p> |

**CAU\_CONV\_INTEN**

Reset value = 0x0000

Register Address: 0x4000004C

This register enables or disables the interrupt generation for the corresponding bits set in CAU\_CONV\_STATUS register.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5        | bit4 | bit3 | bit2       | bit1 | bit0 |
|------|------|-------------|------|------|------------|------|------|
| -    | -    | OCC_EN[2:0] |      |      | CC_EN[2:0] |      |      |
| U    | U    | R/W         | R/W  | R/W  | R/W        | R/W  | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field              | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|--------------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CC_EN[2:0]</b>  | 2:0  | <b>Conversion completed Interrupt Enable</b> <p>This field enables the interrupt generation for each ADC channel when a conversion is complete. Conversion completion will still be reported in the CAU_CONV_STATUS register even if this field is disabled. Only interrupt generation is affected by changing this field.</p> <p>000<sub>b</sub>: No Interrupt is enabled<br/>           001<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_A<br/>           010<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_B<br/>           011<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_B and ADC_A<br/>           100<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_C<br/>           101<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_C and ADC_A<br/>           110<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_C and ADC_B<br/>           111<sub>b</sub>: Interrupt generation is enabled for CC status bit for ADC_C, ADC_B and ADC_A</p>                                                            |
| <b>OCC_EN[2:0]</b> | 5:3  | <b>Offset Conversion Completed Interrupt Enable</b> <p>This field enables the interrupt generation for each ADC channel when a calibration conversion (offset calculation) is complete. Calibration conversion completion will still be reported in the CAU_CONV_STATUS register even if this field is disabled. Only interrupt generation is affected by changing this field.</p> <p>000<sub>b</sub>: No Interrupt is enabled<br/>           001<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_A<br/>           010<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_B<br/>           011<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_B and ADC_A<br/>           100<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_C<br/>           101<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_C and ADC_A<br/>           110<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_C and ADC_B<br/>           111<sub>b</sub>: Interrupt generation is enabled for OCC status bit for ADC_C, ADC_B and ADC_A</p> |



**CAU\_OFFSETx**

Reset value = 0x0000

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Address Offset: CAU\_OFFSETA: 0x40000050

Address Offset: CAU\_OFFSETB: 0x40000054

Address Offset: CAU\_OFFSETC: 0x40000058

These registers record the result of the ADC measurement across shunt resistor after a successful conversion initiated by a calibration trigger. The result is a 12-bit signed number. The two least significant bits are padded with 0 and the most two significant bits are used for sign extension.

| bit15                 | bit14 | bit13        | bit12 | bit11 | bit10 | bit9 | bit8 |
|-----------------------|-------|--------------|-------|-------|-------|------|------|
| CALRES Sign Extension |       | CALRES[11:6] |       |       |       |      |      |
| R                     | R     | R            | R     | R     | R     | R    | R    |

| bit7        | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|-------------|------|------|------|------|------|------|------|
| CALRES[5:0] |      |      |      |      |      | 0    | 0    |
| R           | R    | R    | R    | R    | R    | R    | R    |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                   | Bits | Description                                                                                                                                                                                                          |
|-------------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CALRES[11:0]¹(S)</b> | 13:2 | A signed number showing calculated reference offset voltage across shunt resistor after the execution of a calibration conversion for each ADC channel. Each ADC channel has its corresponding CAU_OFFSETx register. |

$$V_{RSENSECAL}(V) = \frac{CALRES}{2048} \times \frac{1.2}{SAG}$$

Where SAG is the sense amplifier gain that can be modified by register 1 in GDU (refer to GDU documentation for further information).

For example when SAG is set to '5', and CALRES[11:0] value set to '60', then the voltage across sense resistor can be calculated as below:

$$V_{RSENSECAL} = \frac{60}{2048} \times \frac{1.2}{5} = 7.03mV$$

- (1) To obtain CALRES value, read the corresponding CAU\_OFFSETx register as a 16-bit signed number and shift that value by two bits to the right.
- (2) If IIR filter is enabled, then the CALRES value will be the output of IIR filter (check [ADC OFFSET measurement section](#)). Otherwise, the CALRES value will be the direct voltage measurement across the sense resistor initiated by a calibration trigger.

## CAU\_RESULTx

Reset value = 0x0000

There are three ADCs in CAU module and x can represent one of three ADCs A, B or C.

Address Offset: CAU\_RESULTA: 0x4000005C

Address Offset: CAU\_RESULTB: 0x40000060

Address Offset: CAU\_RESULTC: 0x40000064

These registers record the result of the ADC measurement across shunt resistor after a successful conversion initiated by a normal trigger. The result is a 12-bit signed number. The two least significant bits are padded with 0s and the most two significant bits are used for sign extension. If automatic calibration (ACM) is enabled, CALRES value will be the result of ADC measurement subtracted by offset value set in CAU\_OFFSETx Register. Otherwise CALRES will be the direct result of ADC measurement.

| bit15                 | bit14 | bit13         | bit12 | bit11 | bit10 | bit9 | bit8 |
|-----------------------|-------|---------------|-------|-------|-------|------|------|
| CALRES Sign Extension |       | NORMRES[11:6] |       |       |       |      |      |
| R                     | R     | R             | R     | R     | R     | R    | R    |

| bit7         | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|--------------|------|------|------|------|------|------|------|
| NORMRES[5:0] |      |      |      |      |      | 0    | 0    |
| R            | R    | R    | R    | R    | R    | R    | R    |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field                   | Bits | Description                                                                                                                                                                                                     |
|-------------------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>NORMRES[11:0](S)</b> | 13:2 | A signed number showing calculated reference offset voltage across shunt resistor after the execution of a normal conversion for each ADC channel. Each ADC channel has its corresponding CAU_RESULTx register. |

$$V_{RSENSE}(V) = \frac{NORMRES}{2048} \times \frac{1.2}{SAG}$$

Where SAG is the sense amplifier gain that can be modified by register 1 in GDU (refer to GDU documentation for further information).

For example when SAG is set to '5', and NORMRES[11:0] value set to '1800', then the voltage across sense resistor can be calculated as below:

$$V_{RSENSECAL} = \frac{1800}{2048} \times \frac{1.2}{5} = 211mV$$

- (1) To obtain NORMRES value, read the corresponding CAU\_RESULTx register as a 16-bit signed number and shift it by two bits to the right.
- (2) When automatic calibration (ACM) is enabled, NORMRES will be the result of direct measurement done by ADC after normal trigger subtracted by corresponding CAU\_OFFSETx register. When automatic calibration is disabled, NORMRES will be the direct measurement done by ADC after normal trigger.

**CAU\_DMA\_CONFIG**

Reset value = 0x0001

Register Address: 0x40000068

This register will define the settings for DMA transfer.

| bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |
|-------|-------|-------|-------|-------|-------|------|------|
| -     | -     | -     | -     | -     | -     | -    | -    |
| U     | U     | U     | U     | U     | U     | U    | U    |

| bit7 | bit6 | bit5 | bit4        | bit3 | bit2 | bit1         | bit0 |
|------|------|------|-------------|------|------|--------------|------|
| -    | -    | -    | DMA_EN[2:0] |      |      | NUM_ACQ[1:0] |      |
| U    | U    | U    | U           | U    | U    | R/W          | R/W  |

**Legend:**

R: Read

W: Write

1C: Write 1 to clear. Writing 0 has no effect

U: Unimplemented bit, read as 0

Res: Reserved bit

| Field               | Bits | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|---------------------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>NUM_ACQ[1:0]</b> | 1:0  | <b>Number of Acquisitions</b><br>Number of acquisitions to be accumulated before sending notification to the DMA controller.<br>00: 0 acquisitions<br>01: 1 acquisition (default)<br>10: 2 acquisitions<br>11: 3 acquisitions                                                                                                                                                                                                                                  |
| <b>DMA_EN[2:0]</b>  | 4:2  | <b>DMA Resquest Enable</b><br>DMA request enable per ADC channel.<br>000: DMA request is disabled for all ADC channels<br>001: DMA request is enabled for ADC_A<br>010: DMA request is enabled for ADC_B<br>011: DMA request is enabled for ADC_A and ADC_B<br>100: DMA request is enabled for ADC_C<br>101: DMA request is enabled for ADC_A and ADC_C<br>110: DMA request is enabled for ADC_B and ADC_C<br>111: DMA request is enabled for all ADC channels |

|               |                                                            |
|---------------|------------------------------------------------------------|
| March 22/2021 | Initial Revision                                           |
| Nov 11/2021   | Added Revision Control<br>Updated Logo                     |
| July 31/2024  | Changed description from sample and hold to track and hold |
| Nov 11/2024   | Updated the DMA section                                    |

Copyright ©2024, Allegro MicroSystems, Inc

Allegro MicroSystems, Inc reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.