


BASIC STRUCTURE OF COMPUTER

Functional Unit :-



Computer is an electronic device that can accept, store and process data under the control of a set of instructions. The instructions called a program are stored in the computer when in use, so they can be executed automatically.

CPU :- The most fundamental part of the mother board is the microprocessor chip or the Central Processing Unit.

It consists of mainly an integrated circuit of semiconductor devices and other electronic components manufactured on a thin sheet of semiconductor material.

CPU executes and store program instructions that process or manipulate data into information. The CPU is often referred as the brain of the computer.

Input-Output Devices :- Input refers to data entered into a computer for processing. For example - from a keyboard or from a file stored on disc.

Input includes program instruction that the CPU receives after commands are issued by the

users.


Output refers to the results of processing i.e., information sent to the screen or the printer or to be stored on disc or sent to another computer in a network.

Some input devices are keyboard, mouse, lightpen, touch screens, graphics, tablets (digitized joystick), trackball, OCR (Optical Card Reader), smart card reader, Bar code reader, web camera, digital camera, scanner, biometric sensor.

Some output devices are monitors, printers, speaker, LCD projectors.

Within the motherboard in the system cabinet, the memory chips are installed and secondary storage devices are connected to it. The memory chips deal only with temporary storage secondary or permanent storage stores your data as long as you want.

PROCESSOR :-



Timing And
Control Unit

MAR - Memory Address Register

Acc - Accumulator (Special Purpose Register)

DR - Data Register

ALU - Arithmetic Logical Unit



IR - Instruction Register

INS. DEC - Instruction Decoder

R₁, R₂ - Register 1, 2 (General Purpose Register)

PC - Program Counter.

BASIC OPERATIONAL CONCEPT



To perform a given task an appropriate program consisting of list of instructions is stored in the memory.

Individual instructions are brought from the memory into the processor which executes the specific operations.

Add LOCA, Ro

This instruction add the operand at memory location (loc) to operant in Register R₀ and

places the sum into the register R0. This instruction requires the performance of several steps —

- 1) The instruction is fetched from the memory into the processor.
- 2) The operand at LOCA is fetched and added to the content of R0.
- 3) finally, the resulting sum is stored in the register R0.

The preceding add instruction combines a memory access operation with an ALU operation.

In some other type of computer, these two types of operations are performed by separate instructions for performance reasons. Transfer between the memory and the processor are started by sending the address of memory location to the unit and issuing the appropriate control signal.

IR — It holds the instruction currently being executed. Its output is available for the control circuit which generates the timing signal.

PC — Program counter is another special register that keeps track of execution of a program. It contains memory address of the next instructions to be fetched.

MAR :- Memory Address Register holds the address of the location to be accessed.

MDR :- Memory Data Register contains the operand used for arithmetic operation.

Operating Steps - Execution of Complete Instruction

- 1) Programs reside in the memory and usually we get this from the input unit.
- 2) Execution of the program starts when the PC hold the address of the 1st instruction of the program.
- 3) Content of PC are transferred to MAR and the read control signal is sent to the memory.
- (4) After the time required to access the memory elapsed, the word is read out of memory and loaded into MDR.
- 5) Now content of MDR are transferred to IR and instruction is ready to decode and execute.
- 6) If the instruction involves ALU operation it is necessary to obtain the required operand.
- 7) An operand in the memory is fetched by sending its address to MDR by initiating a read signal.
- 8) When the operand has been read from the memory to the MDR, it is transferred from MDR to ALU. After one or two such repeated cycles, ALU can perform the desired operation.

- 9) If the result of this operation is to be stored in the memory, the result is send to the MDR.
- 10) Address of location where the result is to be stored is sent to MAR and write signal is initiated.
- 11) The content of PC are incremented so that PC points to the next instruction that is to be executed.


Normal execution of program may be interrupted if some device require urgent service. To do this, the device generate the interrupt signal.

An interrupt signal is a request signal from an I/O device for serving the I/O process. The processor provides the requested service by executing an appropriate interrupt service routine.

BUS STRUCTURE

Group of wires which carry information from CPU to peripherals or vice versa. There are two types of BUS structure.

- 1) Single Bus — Common Bus is used communicate between peripheral and microprocessor.




To improve performance multibuses structure may be used : for example. - In 2 bus

structure, + bus can be used to fetch instruction other can be used to fetch data required for execution.

Thus, improving the performance but cost is also increased.

Control line



2) Address Bus - It is unidirectional group of wires which carries address information bits from processor to peripherals.

3) Data Bus - It is bidirectional group of wires which carries data information bits from processor to peripherals and vice versa.

4) Control Bus - It is bidirectional group of wires which carries control signals from processor to peripherals and vice versa.

Instructions

- 1) MOV R₁, R₂ Arithmetic - ADD
 - b1st b2nd
- 2) MOV R₂, R₁ CMP
 - 1 b1st b2nd
- 3) MOV ACC, R₁
- 4) MOV ACC, R₂ Logical - AND \Rightarrow NAND
- 5) MOV ACC, M
- 6) MOV M, ACC

INSTRUCTION FORMAT :-

A computer will usually have a variety of instruction code format. It is the function of control unit within the CPU to interpret each instruction code and provide the necessary control function needed to process the instruction.

Syntax -



RAM

1) Opcode :- An operation code field that specifies the operation to be performed. The opcode field of an instruction is a group of bits that define various processor operations such as add, subtract, complement, shift etc.

2) Operand Address :- An address field that designates memory address or processor registers. Operations specified by computer instructions are executed on some data stored in memory or processor registers.

Operands besides in memory are specified by their memory address. Operands residing in processor register are specified with a register address.



→

3) Mode field :-


The mode field of an instruction specifies a variety of alternatives for choosing the operand from given address. The basic computer has

$$2^{10} = 1024 \text{ bytes} = 1 \text{ KB}$$

three instruction code format:


- 1) Memory Reference
- 2) Register Reference
- 3) I/O Instructions.

Memory Reference:




In memory reference instruction, if I=0 then it is direct addressing and if I=1 then it is indirect addressing.

Register Reference:



An operand from memory is not needed therefore 12 bits are used to specify operation or test to be executed.

I/O Instructions —



An I/O instruction does not need reference to memory and is recognised by operation code with a one in the leftmost bit of an instruction. The remaining 12 bits are used to specify the type of I/O operation or test performed.

ADDRESSING MODES - The different ways in which location of operand is specified in an instruction are referred to as addressing mode.

5) 1) Immediate Addressing

2) Direct Addressing

3) Indirect Addressing

4) Register Addressing

5) Register Indirect Addressing

6) Relative Addressing

7) Indexed Addressing

① Immediate Addressing - Operand is given explicitly in the instruction, for example Add5. This instruction add 5 to the content of accumulator. No memory reference to fetch data. So, it is fast. But in limited range.

20) format - | Opcode | Operand |

② Direct Addressing - In this, address field contains address of operand. Ex - ADD A

25) Effective Address (EA) = Address field of A.

This instruction (ADDA) add contents of A to the accumulator.


30) Look in memory at address A for operand.

Single memory reference to access data. No additional calculation required to calculate

effective address

format -

Opcode	Address of A
--------	--------------



- ③ Indirect Addressing - Memory cell pointed to by address field contains address of operand.

Effective Address (EA) = Address field of A


$$\text{EA} = [A]$$

Look in A, find address of A, look there for operand.

Eg. ADD A

format -

Opcode	Address
--------	---------



Large address space require
Multiple memory access to find operand.
Hence, it is slower.

④

Register Addressing - Operand is held in register named in address field.

Effective Address = R

$$EA = R$$

Limited no. of registers.

Very small address field needed

Shorter instruction

Faster instruction fetch


No memory access.

Very fast execution,

Multiple register help performance.

Format -

[Opcode] Register Address



⑤ Register Indirect Addressing-

Effective Address = R ,

Operand is in memory cell pointed to by the content of register R .


Large address space.

fewer memory access than direct addressing.

Format -

format -

Opcode	Register	Add:
--------	----------	------



⑥ Indexed Addressing:

$$\text{Effective Address} = X + [R]$$


Address field holds two values i.e.,

X = Constant value (offset)

R = Register that holds address of memory location.

Format -

Opcode	Register R	Const. value
--------	------------	--------------



⑦ Relative Addressing → It is a version of displacement address where X is Address part of the instruction.

$$\text{Effective Address} = X + \text{P.C.}$$

[P.C. = Program Counter]

Get the operand from X byte away from current location pointed to by PC.

TYPES OF INSTRUCTIONS — Computers may have instructions of several different containing varying no. of addresses. The no. of address field in the instruction format of a computer depends on internal organizations of its registers. Most computers fall into one of 3 types of CPU organization —

- 1) Single Accumulator Organization.
- 2) General Register Organization
- 3) Stack Organization.

Single Accumulator Organization — In this type of organization that specifies the arithmetic addition is defined by an assembly language instruction as $\text{ADD } X$, where X is address of operand. The ADD instruction in this case, result in the operation.

$$\boxed{\text{ADD } X} \rightarrow AC \leftarrow AC + m(X)$$

General Register Organization — The instruction format in this type of computer needs 3 register address field. Thus, instruction for an arithmetic addition may be written as,

$$\boxed{\text{ADD } R_1, R_2, R_3} \rightarrow A \leftarrow R_1 + R_2 + R_3$$

Stack Organization - The stack organization CPU uses stack which uses PUSH and POP which requires the address field.

for ex. — PUSH X

for the above organization, there are 4 types of instructions —

i) Three Address Instruction :- Computers with three address instruction format can use each address field to specify either a processor register or a memory operand.

The program in assembly language that evaluate $X = (A+B) * (C+D)$ as follows

$$\text{ADD } R_1, A, B \Rightarrow R_1 \leftarrow M[A] + M[B]$$

$$\text{ADD } R_2, C, D \Rightarrow R_2 \leftarrow M[C] + M[D]$$

$$\text{MUL } X, R_1, R_2 \Rightarrow M[X] \leftarrow R_1 * R_2$$

It is assumed that the computer has two processor register. The symbol $M[A]$ denotes the operand at memory address symbolised by A.

The advantage of three address format is that it results in short programs when evaluating arithmetic operations.

The disadvantage is that the binary coded instruction require too many bits to specify three address fields.

2) Two Address Instruction - Two address instruction are most common in commercial system. Here again, each address field can specify either the processor register or a memory word.

The program to evaluate $X = (A+B)*(C+D)$ are -

MOV R₁, A \Rightarrow R₁ $\leftarrow M[A]$

ADD R₁, B \Rightarrow R₁ $\leftarrow R_1 + M[B]$

MOV R₂, C \Rightarrow R₂ $\leftarrow M[C]$

ADD R₂, D \Rightarrow R₂ $\leftarrow R_2 + M[D]$

MUL R₁, R₂ \Rightarrow R₁ $\leftarrow R_1 * R_2$

MOV X, R₁ $\Rightarrow M[X] \leftarrow R_1$

(iii) One Address Instructions - One Address Instruction use an accumulator register for all data manipulation. For multiplication and division, there is need for second register and assume that the AC contains the result of all operation.

The program to evaluate $X = (A+B)*(C+D)$

in One Address Instruction -

LOAD A \Rightarrow AC $\leftarrow M[A]$

ADD B \Rightarrow AC $\leftarrow AC + M[B]$

STORE T \Rightarrow M[T] $\leftarrow AC$

LOAD C \Rightarrow AC $\leftarrow M[C]$

ADD D \Rightarrow AC $\leftarrow AC + M[D]$

MUL T \Rightarrow AC $\leftarrow AC * M[T]$

STORE X \Rightarrow M[X] $\leftarrow AC$

(iv) Zero Address Instructions - Step organized computer does not use an address field for the instruction addition and multiplication.

The PUSH and POP instructions however need an address field to specify the operand that communicate with the stack.

The program to evaluate the same operation in

AC
5

000f 2 3 9x
 000f 0010 0011 0100
 0010 0100 0110 1000E
 0100 0000

Camlin	Page
Date	1 / 1

Zero address Instructions -

PUSH A TOS $\leftarrow A$

PUSH B TOS $\leftarrow B$

ADD TOS $\leftarrow A+B$

PUSH C TOS $\leftarrow C$

PUSH D TOS $\leftarrow D$

ADD TOS $\leftarrow C+D$

MUL TOS $\leftarrow (C+D)(A+B)$

POP X MEX $\leftarrow TOS$

A set of instructions which are used repeatedly in a program.

ORG 100

Preprocessor

16 bit	100	LD A X	100	do a. I-expanded code
15	101	BS A SH4		Compiler
	→102	STA X		a.asm
	103	LDA Y		Assembler
	104	BS A SH4 D40		a.obj
	→105	STA Y X ADD		[Linker/ Loader]
20	106	HLT	90 A28	1. a.exe
	107	X, HEX 1234	X=20340	?
	108	Y, HEX 4321	Y=3210	} after op?
	109	SH4, HEX 0	1020, 105	
	10A	CIL X3H, R		recomputed mode
25	10B	CIL X3H, R	002	
	10C	CIL X3H, R	002	
	10D	CIL → 0010 0011 0100 (XXXX)	0010 0011 0100 0000	
	10E	AND MSK 5010 0011	0100 0000	
	10F	BUN SH4 I	002	
30	110	MSK, HEX FFF0		
		ENDP		

LDA - Load In Accumulator

BSA - Branch and Save the return Address

MSK - label to mask

STA X - store the value of Accumulator at the address of X.

HLT - Halt

CIL - circular left (left shift)

BUN - Branch UN conditionally

for ex.

0001

0010 1 → 0011

0100

After 4 CIL → 0010 0011 0100 XXXX
BOP → EX AND operation

HEX

1110

1111 1111 1111 0000

F F F 0 = 0

X - 0010

0011

0100

A111 A111 A111 A111

PARAMETER PASSING

ORG 200 A29 101

200 LDA X J1PAC = 110

201 BSA OR J1H 001

202. HEX 3AF6; XSuppose = 010

203 STA X J1 → Y20110. Ans ✓

204 HLT JAH 001

205 X, HEX 3AF6 → Suppose 110

206 Y, HEX 0 J1D 001

207 OR, HEX 0 J1D 202 → 203

208 CMA J1PAC = 001

209 STA TMP J1PAC = 001

20A LDA ORI J1 → A1=1010

20B CMA Y2M → 1011.

20C AND TMP J1 → 101

20D CMA → 100 ← 001

20E JSZ OR J1PAC = A28

20F BUN OR C

16 bit

M + K

15
204 bit
Opcode12 bit
Operated Address

Camlin Page

Date

1


210 TMP ; HEX 0010000000000000

Program for logic OR operation.

CMA - Complement the value of Accumulator.

ISZ - Increment M and skip if zero
(M - Memory).EXPANDING OPCODE METHOD :-Consider an $(n+k)$ bit instruction with a n bit opcode and n bit address. Then, the instruction allows 2^k operations and 2^n addressable memory cells.Alternatively the same $(n+k)$ bits could be broken up into $(k-1)$ bit opcode and an $(n+1)$ bit address meaning half as many instructions and either twice as much addressable memory or the same amount of memory with twice the resolution.

Ex - Consider a machine in which instructions are 16 bit long and addresses are 4 bit long. This might be reasonable on a machine that has 16 registers on which all arithmetic operations take place. One design will be a 4 bit opcode and 3 address in each instruction giving 16 three address instructions.



Q. If designer needs 15-3 address instruction
14 - 2 address instruction and 31-1 address
instruction 16 inst with no address at all
opcode . write operand.

5 0000 x x x x y y y y z z z z

15-3 address

6 1110 x x x x y y y y z z z z

14-2 address

10 1111

0000 y y y y z z z z

14-2 address

7 1111 1101 y y y y z z z z

11 1111

1110 1111 z z z z

31-1 address

12 1111

1110 1111 z z z z

13 1111

1110 1111 z z z z

14 1111

1110 1111 z z z z

15 1111

1110 1111 z z z z

16 1111

1110 1111 z z z z

17 1111

1110 1111 z z z z

18 1111

1110 1111 z z z z

19 1111

1110 1111 z z z z

20 1111

1110 1111 z z z z

21 1111

1110 1111 z z z z

22 1111

1110 1111 z z z z

23 1111

1110 1111 z z z z

24 1111

1110 1111 z z z z

25 1111

1110 1111 z z z z

26 1111

1110 1111 z z z z

27 1111

1110 1111 z z z z

28 1111

1110 1111 z z z z

29 1111

1110 1111 z z z z

30 1111

1110 1111 z z z z

31 1111

1110 1111 z z z z

32 1111

1110 1111 z z z z

33 1111

1110 1111 z z z z

34 1111

1110 1111 z z z z

35 1111

1110 1111 z z z z

36 1111

1110 1111 z z z z

37 1111

1110 1111 z z z z

38 1111

1110 1111 z z z z

39 1111

1110 1111 z z z z

40 1111

1110 1111 z z z z

41 1111

1110 1111 z z z z

42 1111

1110 1111 z z z z

43 1111

1110 1111 z z z z

44 1111

1110 1111 z z z z

45 1111

1110 1111 z z z z

46 1111

1110 1111 z z z z

47 1111

1110 1111 z z z z

48 1111

1110 1111 z z z z

49 1111

1110 1111 z z z z

50 1111

1110 1111 z z z z

51 1111

1110 1111 z z z z

52 1111

1110 1111 z z z z

53 1111

1110 1111 z z z z

54 1111

1110 1111 z z z z

55 1111

1110 1111 z z z z

56 1111

1110 1111 z z z z

57 1111

1110 1111 z z z z

58 1111

1110 1111 z z z z

59 1111

1110 1111 z z z z

60 1111

1110 1111 z z z z

61 1111

1110 1111 z z z z

62 1111

1110 1111 z z z z

63 1111

1110 1111 z z z z

64 1111

1110 1111 z z z z

65 1111

1110 1111 z z z z

66 1111

1110 1111 z z z z

67 1111

1110 1111 z z z z

68 1111

1110 1111 z z z z

69 1111

1110 1111 z z z z

70 1111

1110 1111 z z z z

71 1111

1110 1111 z z z z

72 1111

1110 1111 z z z z

73 1111

1110 1111 z z z z

74 1111

1110 1111 z z z z

75 1111

1110 1111 z z z z

76 1111

1110 1111 z z z z

77 1111

1110 1111 z z z z

78 1111

1110 1111 z z z z

79 1111

1110 1111 z z z z

80 1111

1110 1111 z z z z

81 1111

1110 1111 z z z z

82 1111

1110 1111 z z z z

83 1111

1110 1111 z z z z

84 1111

1110 1111 z z z z

85 1111

1110 1111 z z z z

86 1111

1110 1111 z z z z

87 1111

1110 1111 z z z z

88 1111

1110 1111 z z z z

89 1111

1110 1111 z z z z

90 1111

1110 1111 z z z z

91 1111

1110 1111 z z z z

92 1111

1110 1111 z z z z

93 1111

1110 1111 z z z z

94 1111

1110 1111 z z z z

95 1111

1110 1111 z z z z

96 1111

1110 1111 z z z z

97 1111

1110 1111 z z z z

98 1111

1110 1111 z z z z

99 1111

1110 1111 z z z z

100 1111

1110 1111 z z z z

101 1111

1110 1111 z z z z

102 1111

1110 1111 z z z z

103 1111

1110 1111 z z z z

104 1111

1110 1111 z z z z

105 1111

1110 1111 z z z z

106 1111

1110 1111 z z z z

107 1111

1110 1111 z z z z

108 1111

1110 1111 z z z z

109 1111

1110 1111 z z z z

110 1111

1110 1111 z z z z

111 1111

1110 1111 z z z z

112 1111

1110 1111 z z z z

113 1111

1110 1111 z z z z

114 1111

1110 1111 z z z z

115 1111

1110 1111 z z z z

116 1111

1110 1111 z z z z

117 1111

1110 1111 z z z z

118 1111

1110 1111 z z z z

119 1111

1110 1111 z z z z

120 1111

1110 1111 z z z z

121 1111

1110 1111 z z z z

122 1111

1110 1111 z z z z

123 1111

1110 1111 z z z z

124 1111

1110 1111 z z z z

125 1111


1110 1111 z z z z

126 1111

1110 1111 z z z z

127

systems. The Bus thus allows different components to communicate with each other.



A Bus in computer language is a channel over which information flows between units or devices. It typically has access points through which the device can use the channel.

Most buses are bidirectional through which devices can sent/receive information.

However, too many devices are connected to the same bus, the bandwidth of the bus can become a bottleneck problem.

Buses often include wires to carry signals for addresses, data, control, status, block etc.

The communication need of different devices in a computer system vary for instance - High bandwidth communication is needed between processor and memory whereas bandwidth requirement on buses to I/O devices is low. This has led to the creation of different kind of buses differing in bandwidth, width and

latency and capability. Typically there are two kind of buses.

- (1) CPU Memory Buses
- (2) I/O Buses.

CPU Memory Buses are short and fast whereas I/O buses are typically long and slow.

Bus Protocol -

A bus is a communication channel shared by many devices and hence rules needed to be established in order for the communication to happen correctly. These rules are called bus protocol.

Design of a bus architecture involves several trade-offs related to the width, data bus, data transfer size, bus protocol, clock-in




Depending on whether other bus transaction are controlled by a clock or not, buses are classified into synchronous and Asynchronous buses.

Depending on whether the data bits are sent on parallel wires or multiplex onto one single wire in these are called parallel and serial Buses.

SYNCHRONOUS AND ASYNCHRONOUS BUSES :-

In a synchronous bus, bus operations are synchronized with reference to a clock signal. The bus clock is generally derived from the computer system clock. However, it is slower than the master clock.

Buses are traditionally slower than processor because memory access times are typically longer than processor clock cycles. A bus transaction often takes several clock cycles although the cycles are collectively referred to by many as a bus cycle.





Read Operation On a Synchronous Bus

Handshaking - When one device sends a msg to another device indicating that it wants to establish a comm channel

Gomlin Page
Date

Asynchronous Bus - The process by which two devices initiate communication

An asynchronous bus has no system clock. Handshaking is done to properly conduct the transmission of data between sender and receiver.

Address  Memory Address to be fetched 

Read

Master

P →
on signal

Data

Slave

Memory → Processor

for example in an asynchronous read operation the bus master puts the address and one control signal (read) on the bus and then asserts synchronization signals.

The synchronizing signal from the master prompts the slave to get synchronized and once it has accessed the data, it asserts its own synchronization signal i.e., the slave synchronization signal indicate to the processor that there is valid data on the bus and it reads the data. The master then deasserts its synchronization signal which indicates to

the slave that the master has read the data. The slave then deasserts its synchronization signal. This method of synchronization is referred to as full handshake.

Serial And Parallel Bus := Bus that transfer several data bits at the same time are called parallel buses. It is desirable to have wide buses because large chunks can be transferred quickly when multiple lines can be used.

Parallel buses typical have 8, 16, 32 or 64 data lines.

Serial bus use the same line to transfer different data bits of the same byte or word. Typically, they have only one data line and the bits are send one after another as a packet.

The universal standard bus (USB) and IEEE1394 are bus architecture are example of serial bus.

Serial buses are less expensive than parallel buses however parallel buses have higher throughput.



The execution of program completed in 3 steps -

- 1) fetch
- 2) Decode → Operand fetch
- 3) Execution


- To : $\text{MAR} \leftarrow \text{PC}$ ADD R, $\text{AC} \leftarrow \text{ALU}(\text{AC}, \text{DR})$
- $T_1 : \text{IR} \leftarrow M[\text{MAR}] ; \text{PC} \leftarrow \text{PC} + 1$
- $T_2 : \text{DCD}(\text{IR}) ; \text{MAR} \leftarrow \text{IR}$ if ALU op
- $T_3 : \text{DR} \leftarrow \text{R}_1$
- $T_4 : \text{AC} \leftarrow \text{ALU}(\text{AC}, \text{DR})$

The ADD is an ALU operation so it requires to transfer the value of R_1 to DR for successful execution of the desired operation.

TIMING AND CONTROL UNIT (Hardwired Control Unit)



To T₁₅





for timing seq. I₀ - ADD R₁

(T₀ - T₄)

- ① Shift reg I₂ - AND R₁
- ② Dec with counter I₃ - MOV R₁, R₂ ← stored 65

Registers



Registers Symbol	No. of bits	Register Name	function
DR	16	Data Register	Holds memory Operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor Register
IR	16	Instruction Register	Holds Instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input characters
OUTR	8	Output Registers	Holds output characters


Abbreviation -

- 1) LD - LOAD
- 2) INR - Increment
- 3) CLR - clear

To load data from register, the output Enable (OE) should be high of that particular register.

To load data in any register, the LD (load) should be high.

Basic Registers of Microprocessor



Timing Signals - Control Signal of ADD IR

MAR \leftarrow PC

PC : OE = T_0

MAR : LD = $T_0 + T_2$

IR \leftarrow M[MAR]; PC \leftarrow PC + L

IR : LD = T_1

PC : INR = T_1

RD \rightarrow Read signal that reads data from M[MAR]

DCD(IR); MAR \leftarrow IR₀₋₁₁

Combinational Circuit

IR : OE = T_2

MAR : LD = T_2

DR \leftarrow IR,

IR : OE = T_3

DR : LD = T_3

AC \leftarrow ALU ADD (AC, DR) - (done by fetched)

AC : LD = T_4 D₇ I₀

ALU : ADD = T_4 D₇ I₀

MICROPROGRAMMED CONTROL UNIT

Fetch \leftarrow MAR \leftarrow PC

Decode \leftarrow SR \leftarrow M[MAR]; PC \leftarrow PC + L

Execute \leftarrow PCD(IR); MAR \leftarrow IR₀₋₁₁

$T_0 : OE_{PC}, LD_{MAR}$

$T_1 : LD_{IR}, RD_m, INR_{PC}$

$T_2 : LD_{MAR}, OE_{IR} = \text{all RAM}$


If $M=0$ then

External Address

External Address Generator ($M=0$)

If $M=1$ then

Branch add



Control Signal for $RD_m, R_1, R_2 \rightarrow DA$

$C_0 - OE_{PC}$

$C_1 - LD_{MAR}$

$C_2 - LD_{IR}$

$C_3 - RD_m$

$C_4 - INR_{PC}$

$C_5 - OE_{IR}$

$C_6 - OE_{R_2}$

$C_7 - LD_{R_1}$

$R_1 \leftarrow R_2$

$OE_{R_2} : UJA$

LD_{R_1}

$m_{00000000000000000000000000000000}$

Control memory

MOV R₁, R₂

C₇ C₆ C₅ C₄ C₃ S C₁ C₀ BA M
L → 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1

Address
Selected
field

Here this is

ADD R₁

DR ← R₁ ⇒ OER, RA, LD_{DR}
AC ← ALU_{ADD} (AC, DR) ⇒ LD_{AC}_{ADD}, ALU_{OR},

ALU ADD
C₁₂ 011


C₁₂ C₁₁ C₁₀ C₉ C₈ C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀ BAM

L 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1

1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1

V-SMP Microinstruction format → Each step in a seq

of steps in the execution of a certain m/c



110

001

f₁, f₂, f₃: Microinstruction fields - 21 microoperations

CD : Condition for branching

BR : Branch field

AD : Address field

f₁ Microoperation Symbol

000000000000000000000000

None

L = result if

00

(i) NOP

10

001 AC ← AC + DR

(ii) ADD

01

010 AC ← 0

CLRAC → clear AC.

011 AC ← AC + 1

INCAC → Incr. AC.

100 AC ← DR

LDRTAC → Data Reg to

101 AR ← DR(0-10)

DRTAR → AC(P)

110 AR ← PC

PCTAR → PC to AD

111 M[AR] ← DR

WRITE → DR at value

Address of store
start address

F2

Microoperation

Symbol

1.000

None

NOP

1.001

 $AC \leftarrow AC - DR$

SUB

010

 $AC \leftarrow AC \vee DR$

OR

011

 $AC \leftarrow AC \wedge DR$

AND

100

 $DR \leftarrow M[AR]$

READ

101

 $DR \leftarrow AC$

ACTDR

110

 $DR \leftarrow DR + 1$

INCDR

111

 $DR(0-10) \leftarrow PC + 1$

PCTDR

F3

Microoperation

Symbol

000

None

NOP

001

 $AC \leftarrow AC \oplus DR$

XOR

010

 $AC \leftarrow \bar{AC}$

COM complemen

110

 $AC \leftarrow SHLAC[15]$

SHL

100

 $AC \leftarrow SHRAC$

SHR

101

 $PC \leftarrow PC + 1$

INCPC

110

 $PC \leftarrow AR$

ARTPC

111

Reserved

CD

Condition

Symbol

Comments

00

Always = 1

U

Unconditional Branch

01

DR(15)

I_{addr}

Indirect Address Bit

10

AC(15)

S_{DA}

Sign bit of AC

11

SF=AC<0

Z_{DA}

Zero value in AC

BR

Symbol

function

001

00

IMP

CAR $\leftarrow AD$ if condⁿ = 1

001

111

JMP

CAR $\leftarrow CAR + 1$ if condⁿ =

101

BR	Symbol	function
01	CALL	$CAR \leftarrow AD, SBR \leftarrow CAR+1$ if condition = 1 $CAR \leftarrow CAR+1$ if cond \neq 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14),$ $CAR(0,1,6) \leftarrow 0$

The microoperations are subdivided into 3 fields of 3 bits each. The 3 bits in each field are encoded to specify seven distinct microoperations as listed above.

This gives a total of 21 microoperations. No more than 3 microoperations can be chosen for a microinstruction one from each field.

If fewer than 3 microoperations are used one or more of the fields will use the binary code '000'. for example - A microinstruction can specify 2 simultaneous microoperations from f_2 and f_3 and none from f_1 .

Eg - soft DR $\leftarrow M[AR]$ $\rightarrow f_2$ mib
PC $\leftarrow PC + 1$ $\rightarrow f_3$ mib

It is important to realise that 2 or more conflicting microoperations cannot be specified simultaneously.

Eg - 010 → 001 000

f₁ f₂ f₃

↓

AC ← 0 AC ← AC - DR

CD (Condition) — The condition field consists of 2 bit which are encoded to specify 4 status bit conditions as listed above.

The 1st condition is always 1 so that a reference to CD=00 or the symbol 'U' will always find the condition to be true.

When the condition is used in conjunction with BR (Branch field) it provides an unconditional branch operation.

The indirect bit 'I' is available from bit 15 of DR after an instruction read from memory. The sign bit of AC provides the next status bit. The zero value symbolized by 'z' is a binary variable whose value = 1 if all the bits in AC are equal = zero (0).

Branch field — The BR field consists of 2 bits. It is used in conjunction with the address field (AD) to choose the address of the next microinstruction.

for example — When BR=00 the control performs a (JMP) jump operation. When BR=01 it performs a call to subroutine (CALL operation). The return from subroutine is accomplished with a BR field = 10. This causes the transfer of the return address from

SBR to CAR : The mapping from the operation code bits of the instruction to an address for CAR is accomplished, when BR field is equal 11.

CONDITION

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional Branch
01	DR(15) 15th bit	I	Indirect Addr. Bit
10	AC(15) 15th bit	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

Branch field

BR	Symbol	Function
00	(S1) JMP	CAR \leftarrow AD if cond = 1
	(S2)	0001111 (CAR \leftarrow CAR + 1 if cond = 0)
01	CALL	CAR \leftarrow AD, SBR \leftarrow CAR + 1 call the subroutine JPF if cond^n = 1
10	RET	(S1) CAR \leftarrow CAR + 1 if cond^n = 1 (S2) + (A1) = 0. CAR \leftarrow SBR.
11	MAP	(S1) + (A1) (return from subroutine) CAR(2,5) \leftarrow DR(11-14), (S2 - RS) \rightarrow (S2) + (RS)

Address field :- next line n bits \rightarrow CAR(0,1,6) \leftarrow execute

7 bit $- 2^7 = 128$ bits.

Bit Slice Concept :- It is a tech for constructing a processor from modules of processors of smaller bit width, for the purpose of increasing the word length, in theory to make an arbitrary n-bit CPU. Each of these component modules processes one bit-field or "slice" of an operand.