# CPE 233-07


# The RISC-V MCU with Interrupts

Kylar Huynh, Dean Vo, Maddie Masiello

### **Executive Summary:**

In this lab, we implemented the complete RISC-V MCU architecture, including the CSR module and interrupts. Past labs, given modules, and newly edited modules were combined to complete the MCU.

# Diagrams



Lab 6 RISC-V Otter MCU Architecture Diagram (with Interrupts) RISC-V otter MCU block diagram schematic with interrupts.

### Machine Code

```
.text
main:
     li x15,0x1100C004  # put output address into register
la x6,ISR  # load address of ISR into x6
csrrw x0,mtvec,x6  # store address as interrupt vector CSR[mtvec]
init:
      x6,0x8
      li
                        # set value in x10
      csrrw x0, mstatus, x6 # enable interrupts
                        # do nothing (easier to see in simulator)
loop:
      nop
      beq x8,x0,loop
                        # wait for interrupt
      xori x20,x20,1
sw x20,0(x15)
                        # toggle current LED value
                        # output LED value
           x8,x0
                        # clear flag
      csrrs x0, mstatus, x6 # enable interrupt
            loop
                        # return to loopville
#-----
#- The ISR: sets bit x8 to act as flag to task code.
#-----
     li x8,1
ISR:
                        # set flag to non-zero
      csrrc x0, mstatus, x7 # prepare to disable interrupts
      mret
                        # return from interrupt
#-----
```

Figure 25: The raw assembly language file for the test program.

## Simulation




Figure 1.1 Simulation: Broader overview of the simulation




Figure 1.2 Simulation: Closer look at the interrupt and the change in state.

## Source Code - Vivado

#### Top Level:

```
`timescale 1ns / 1ps
// Engineer: Maddie Masiello
// Create Date: 02/14/2023 01:50:38 PM
// Design Name: Lab 5
// Module Name: RISC V MCU
// Project Name: Lab 5
// Target Devices: Basys3
/* Description: This is the top level for the RISC-V MCU. It "puts everything together" and
incorperates many modules previously created*/
module RISC V MCU(
    input clk,
    input [31:0] IOBUS IN,
    input RST,
    input intr,
    output IOBUS_WR,
    output [31:0] IOBUS_OUT,
   output [31:0] IOBUS ADDR
    wire intr wire;
    assign intr wire = intr;
   wire [31:0] src_A; //wire going into ALU from 3:1 mux, output of 2:1 mux
    wire [31:0] src B; //wire going into ALU from 5:1 mux, output of 4:1 mux
   wire [1:0] alu srcA;
   wire [2:0] alu_srcB;
                            //selects for ALU muxes
   wire [31:0] rs1 wire, rs2 wire;
   wire [31:0] result wire;
   wire [3:0] alu fun;
//IMMED GEN wires
  wire [31:0] i_type;
  wire [31:0] j_type;
  wire [31:0] s type;
  wire [31:0] data out;
  wire [1:0] rf wr sel;
  //PC wires
  wire [2:0] pcSource;
  wire reset;
  wire [31:0] pc to mux;
 //req file wires
    wire [1:0] rf reg sel;
   wire [31:0] wd wire;
   wire [31:0] DOUT wire;
   wire [4:0] adr1 wire;
   wire [4:0] adr2_wire;
   wire [4:0] wa wire;
    wire regWrite;
//memory wires
    wire memRDEN1 wire, memRDEN2 wire, memWE2 wire;
    wire [1:0] size_wire; //IR[13:12]
```

```
wire sign wire; //IR[14]
    wire [31:0] pc out;
   wire [31:0] ADDR2_wire;
   wire [31:0] DIN2 wire;
   wire IOBUS WR wire;
   wire [31:0] IR;
    wire [31:0] jal, jalr, branch;
//CU wires
    wire br eq wire;
   wire br lt wire;
   wire br ltu wire;
   wire [6:0] opcode;
   wire func7_wire;
wire [2:0] func3_wire;
   wire [31:0] u type;
  //Inputs for CSR
  //IR[31:20] --> ADDR
  wire MRET EXEC;
  wire int_taken_wire;
 wire csr_WE;
  //reset
  //result wire --> WD
  \ensuremath{//} Outputs for CSR REG
  wire [31:0] CSR RD wire;
 wire [31:0] mepc;
 wire [31:0] mtvec;
  wire mstatus;
 wire csr REG;
//assigning CU wires
    assign opcode = IR[6:0];
    assign func7 wire = IR[30];
    assign func3 wire = IR[14:12];
//IR assignment
    assign size wire = IR[13:12];
    assign sign wire = IR[14];
    assign adr1 wire = IR[19:15];
    assign adr2_wire = IR[24:20];
    assign wa wire = IR[11:7];
//assigning outputs
   assign IOBUS ADDR = result wire;
   assign IOBUS WR = IOBUS WR wire;
  assign IOBUS OUT = rs2 wire;
  //assigning CSR wires
// wire [31:0] RD wire;
// assign CSR RD wire = RD wire;
  //AND gate with intr and CSR[mstatus[3]]
  wire and gate wire;
  assign and gate wire = intr wire & mstatus;
  // Instantiate the CSR MODULE module
CSR my_csr (
    .CLK
                 (clk),
    .RST
                 (reset),
    .MRET EXEC (MRET EXEC),
    .INT TAKEN (int taken wire),
                (IR[31:20]),
    .PC
                (pc_out),
    .WD
                (result wire),
    .WR EN
                (csr WE),
```

```
(CSR RD wire),
    .CSR_MEPC (mepc),
.CSR_MTVEC (mtvec),
    .CSR MSTATUS MIE (mstatus)
                                  ); //mstatus[3]
BRANCH COND_GEN my_branch_con_gen(
   .rs1 (rs1 wire),
    .rs2 (rs2 wire),
    .br_eq(br_eq_wire),
.br_lt(br_lt_wire),
    .br ltu(br ltu wire)
);
ALU_MODULE ALU_MODULE (
    .op_1 (src_A),
    .op_2
                (src B),
    .alu_fun (alu_fun),
    .result (result wire) );
wire [31:0] not rs1 wire;
                            //creating not gate wire
assign not rs1 wire = ~rs1 wire;
//3:1 MUX going into ALU (SRCA)
mux_4t1_nb #(.n(32)) alu_3t1_mux (
     .SEL (alu_srcA),
            (rs1 wire),
     .D0
     .D1
            (u type),
            (not_rs1_wire), //new mux input
     .D2
     .D3
            (0),
     .D OUT (src A) );
//5:1 MUX going into ALU (SRC b)
       mux 8t1 nb #(.n(32)) alu 8t1 mux (
       .SEL (alu srcB),
       .DO (rs2_wire),
            (i_type),
(s_type),
       .D1
       .D2
            (pc_out),
       .D3
       .D4
            (CSR RD wire),
       .D5
             (0),
            (0),
       .D6
       .D7
              (0),
       .D_OUT (src_B) );
  //- Register file instantiation template
RegFile my regfile (
    .wd (wd wire),
    .clk (clk),
.en (regWrite),
    .adr1 (adr1 wire),
    .adr2 (adr2_wire),
    .wa (wa_wire),
.rs1 (rs1_wire),
.rs2 (rs2_wire) );
//reg file 4:1 mux
 mux 4t1 nb \#(.n(32)) reg file mux (
       .SEL (rf_wr_sel),
             (pc_to_mux),
(CSR_RD_wire),
       .D0
       .D1
            (DOUT_wire),
(result_wire),
       .D2
       .D_OUT (wd_wire) );
//assigning pc to mux wire
```

```
assign pc to mux = pc out + 4;
//IG module assign statments
    assign u type = {IR[31:12], 12'b000000000000};
    assign i_type = {{21{IR[31]}}, IR[31:25], IR[24:20]};
    assign s_{type} = \{\{21\{IR[31]\}\}, IR[30:25], IR[11:7]\};
    assign j type = \{\{12\{IR[31]\}\}, IR[19:12], IR[20], IR[30:21], 1'b0\};
    assign b type = \{\{20\{IR[31]\}\}\}, IR[7], IR[30:25], IR[11:8], 1'b0\};
//BAG module assign statements
    assign jal = pc_out + j_type;
    assign branch = pc out + b type;
    assign jalr = rs1 wire + i type;
//program counter module
PC MODULE PC MODULE (
    .reset (reset),
    .pcWrite (pcWrite),
    .pcSource (pcSource),
    .clk (clk),
    .jal (jal),
.jalr (jalr),
    .branch (branch),
    .pc out (pc out),
    .mtvec (mtvec),
    .mepc (mepc) );
//memory
Memory OTTER MEMORY (
        .MEM CLK (clk),
        .MEM RDEN1 (memRDEN1_wire),
        .MEM RDEN2 (memRDEN2 wire),
        .MEM WE2
                     (memWE2 wire),
        .MEM ADDR1 (pc out[15:2]), //pc_out [15:2]
        .MEM ADDR2 (result wire),
        .MEM DIN2 (rs2_wire),
                   (size_wire), (sign_wire),
        .MEM_SIZE
        .MEM SIGN
                     (IOBUS IN),
        .IO IN
                     (IOBUS_WR_wire),
        .IO WR
        .MEM DOUT1 (IR),
        .MEM DOUT2 (DOUT wire) );
 //CU DCDR
CU_DCDR my_cu_dcdr(
            (br_eq_wire),
   .br eq
             (br lt wire),
   .br lt
   .br_ltu
            (br_ltu_wire),
            (opcode), //- ir[6:0]
   .opcode
              (func7_wire), //- ir[30]
(func3_wire), //- ir[14:12]
   .func7
              (func3 wire),
   .func3
   .alu fun (alu fun),
   .pcSource (pcSource),
   .alu_srcA (alu_srcA), //selects for ALU
.alu_srcB (alu_srcB),
.rf_wr_sel (rf_wr_sel),
   .int_taken (int_taken_wire)
//- instantiation template
CU FSM my fsm(
   .intr
             (and gate wire), //and gate
   .clk
              (clk),
             (RST),
                         //input RST
   . RST
   .opcode
             (opcode),
                          // ir[6:0]
   .pcWrite (pcWrite),
```

```
.regWrite (regWrite),
.memWE2 (memWE2_wire),
.memRDEN1 (memRDEN1_wire),
.memRDEN2 (memRDEN2_wire),
.reset (reset),
.int_taken (int_taken_wire),
.func3 (IR[14:12]),
.mret_exec (MRET_EXEC),
.csr_WE (csr_WE)
); //output reset
```

endmodule

#### FSM:

```
`timescale 1ns / 1ps
// Company: Ratner Surf Designs
// Engineer: James Ratner
//
// Create Date: 01/07/2020 09:12:54 PM
// Design Name:
// Module Name: top level
// Project Name:
// Target Devices:
// Tool Versions:
// Description: Control Unit Template/Starter File for RISC-V OTTER
//
//
      //- instantiation template
//
      CU_FSM my_fsm(
       .intr
//
                (xxxx),
//
         .clk
                  (xxxx),
11
        .RST
                  (xxxx),
                          // ir[6:0]
//
        .opcode (xxxx),
//
       .pcWrite (xxxx),
//
       .regWrite (xxxx),
       .memWE2
//
                (xxxx),
//
        .memRDEN1 (xxxx),
//
        .memRDEN2 (xxxx),
//
        .reset
                (xxxx));
//
// Dependencies:
//
// Revision:
// Revision 1.00 - File Created - 02-01-2020 (from other people's files)
          1.01 - (02-08-2020) switched states to enum type
//
          1.02 - (02-25-2020) made PS assignment blocking
//
                            made rst output asynchronous
//
          1.03 - (04-24-2020) added "init" state to FSM
11
                             changed rst to reset
//
          1.04 - (04-29-2020) removed typos to allow synthesis
//
          1.05 - (10-14-2020) fixed instantiation comment (thanks AF)
          1.06 - (12-10-2020) cleared most outputs, added commentes
//
module CU FSM(
   input intr,
   input clk,
   input RST,
   input [6:0] opcode,
                        // ir[6:0]
   input [2:0] func3,
                       //- ir[14:12]
   output logic pcWrite,
   output logic regWrite,
   output logic memWE2,
   output logic memRDEN1,
   output logic memRDEN2,
   output logic reset,
   output logic csr WE,
   output logic int_taken,
   output logic mret_exec );
   typedef enum logic [2:0] {
      st_INIT,
         st FET,
      st_EX,
      st WB,
      st INT
   } state_type;
```

```
state type NS, PS;
//- datatypes for RISC-V opcode types
typedef enum logic [6:0] {
   LUI = 7'b0110111,
   AUIPC = 7'b0010111,
    JAL = 7'b11011111,
    JALR = 7'b1100111,
    BRANCH = 7'b1100011,
    LOAD = 7'b0000011,
    STORE = 7'b0100011,
    OP IMM = 7'b0010011,
    OP RG3 = 7'b0110011,
   SYS = 7'b1110011
} opcode t;
   opcode_t OPCODE;
                      //- symbolic names for instruction opcodes
   assign OPCODE = opcode t'(opcode); //- Cast input as enum
   //- state registers (PS)
   always @ (posedge clk)
   if (RST == 1)
                              //if reset is 2, go back to init state
       PS <= st INIT;
    else
        PS <= NS;
always comb
begin
    //- schedule all outputs to avoid latch
    pcWrite = 1'b0; regWrite = 1'b0; reset = 1'b0;
                           memRDEN1 = 1'b0;    memRDEN2 = 1'b0;
int_taken = 1'b0;    mret_exec = 1'b0;
          memWE2 = 1'b0;
          csr WE = 1'b0;
    case (PS)
        st INIT: //waiting state
        begin
            reset = 1'b1;
            NS = st FET;
        st_FET: //waiting state
                                // initialize fetch cycle
            memRDEN1 = 1'b1;
            NS = st EX;
        end
        st EX: //decode + execute
        begin
            pcWrite = 1'b1;
                        case (OPCODE)
                             LOAD:
                   begin
                      NS = st WB;
                      memRDEN\overline{2} = 1'b1;
                      regWrite = 1'b0;
                      pcWrite = 1'b0;
                   end
                AUIPC:
                   begin
                      NS = st FET;
                      memRDEN2 = 1'b0;
                      regWrite = 1'b1;
                      if (intr == 1)
                         NS = st INT;
```

```
end
```

```
STORE:
begin
 regWrite = 1'b0;
                 memWE2 = 1'b1;
  NS = st FET;
  if (intr == 1)
    NS = st_INT;
end
            BRANCH:
begin
  NS = st_FET;
  if (intr == 1)
    NS = st INT;
end
            LUI:
              begin
  regWrite = 1'b1;
               NS = st_FET;
if (intr == 1)
     NS = st INT;
               end
             OP_IMM: // addi
               begin
                 regWrite = 1'b1;
                 NS = st FET;
                 if (intr == 1)
     NS = st_INT;
               end
             OP RG3: // OP RG3
               begin
                 regWrite = 1'b1;
                  NS = st FET;
                  if (intr == 1)
     NS = st_INT;
JAL:
               begin
                  regWrite = 1'b1;
                  NS = st FET;
                  if (intr == 1)
     NS = st_INT;
              end
             JALR:
                 regWrite = 1'b1;
                 NS = st_FET;
                 if (intr == 1)
     NS = st_INT;
              end
         SYS:
           begin
  case(func3)
            3'b001: // CSRRW
            begin
         csr WE = 1'b1;
         regWrite = 1'b1;
             end
```

```
3'b011: // CSRRC
                            begin
                          csr_WE = 1'b1;
                          regWrite = 1'b1;
                             end
                             3'b010: // CSRRS
                             begin
                         csr WE = 1'b1;
                         regWrite = 1'b1;
                             end
                             3'b000: // MRET
                             begin
                        mret_exec = 1'b1;
                                   end
                         endcase
                         NS = st_FET;
                           __ if (intr == 1)
                     NS = st_INT;
                      end
            default:
                                begin
                     ... = st_FET;
if (intr == 1)
NS = st_INT;
                                 NS = st_FET;
                               end
        endcase
    end
    st WB:
    begin
      memRDEN2 = 1'b0;
      regWrite = 1'b1;
      pcWrite = 1'b1;
       NS = st_FET;
       if (intr == 1)
         NS = st_INT;
    st_INT: // interrupt state
       int_taken = 1'b1;  // pulse int taken
pcWrite = 1'b1;  // write mtvec into pc
        NS = st FET;
    end
    default: NS = st FET;
endcase //- case statement for FSM states
```

endmodule

end

#### CU DCDR:

```
`timescale 1ns / 1ps
// Company: Ratner Surf Designs
// Engineer: James Ratner
//
// Create Date: 01/29/2019 04:56:13 PM
// Design Name:
// Module Name: CU_Decoder
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// CU DCDR my cu_dcdr(
// .br eq
             (),
//
   .br_lt
             (),
//
    .br_ltu
            (),
(),
   .opcode
                    //- ir[6:0]
//
   .func7 (),
//
                    //- ir[30]
                    //- ir[14:12]
// .func3
             (),
   .alu_fun (),
//
   .pcSource (),
.alu_srcA (),
.alu_srcB (),
//
//
//
11
    .rf wr sel () );
//
11
// Revision:
// Revision 1.00 - File Created (02-01-2020) - from Paul, Joseph, & Celina
//
          1.01 - (02-08-2020) - removed unneeded else's; fixed assignments
//
          1.02 - (02-25-2020) - \text{made all assignments blocking}
//
          1.03 - (05-12-2020) - reduced func7 to one bit
          1.04 - (05-31-2020) - removed misleading code
//
// Additional Comments:
module CU DCDR(
   input br_eq,
      input br lt,
      input br ltu,
                      //- ir[6:0]
   input [6:0] opcode,
      input func7,
                       //- ir[30]
                       //- ir[14:12]
   input [2:0] func3,
   input int_taken,
   output logic [3:0] alu fun,
   output logic [2:0] pcSource,
   output logic [1:0] alu srcA,
   output logic [2:0] alu_srcB,
      output logic [1:0] rf_wr_sel
   //- datatypes for RISC-V opcode types
   typedef enum logic [6:0] {
       LUI = 7'b0110111,
       AUIPC = 7'b0010111,
       JAL = 7'b1101111,
JALR = 7'b1100111,
       BRANCH = 7'b1100011,
       LOAD = 7'b0000011,
       STORE = 7'b0100011,
       OP IMM = 7'b0010011,
```

```
OP RG3 = 7'b0110011,
        SYS = 7'b1110011
    } opcode t;
    opcode t OPCODE; //- define variable of new opcode type
    assign OPCODE = opcode_t'(opcode); //- Cast input enum
    //- datatype for func3Symbols tied to values
    typedef enum logic [2:0] {
        //BRANCH labels
        BEQ = 3'b000,
        BNE = 3'b001,
        BLT = 3'b100,
        BGE = 3'b101,
        BLTU = 3'b110,
        BGEU = 3'b111
    } func3 t;
    func3 t FUNC3; //- define variable of new opcode type
    assign FUNC3 = func3 t'(func3); //- Cast input enum
    always_comb
   begin
        //- schedule all values to avoid latch
              pcSource = 3'b000; alu_srcB = 3'b000;
                                                         rf_wr_sel = 2'b00;
              alu_srcA = 2'b00; alu_fun = 4'b0000;
              if (int_taken == 1'b1)
                  pcSource = 3'b100;
              case (OPCODE)
                      LUI:
                      begin
                             alu fun = 4'b1001;
                             alu srcA = 2'b01;
                             rf_wr_sel = 2'b11;
                      end
                  AUIPC: // auipc
                alu fun = 4'b0000; //add
                                     //Set alu srcA to 1 to use the immediate value as the
                alu srcA = 2'b01;
operand
                                    //3 because it takes value from PC
                alu srcB = 3'b011;
                rf wr sel = 2'b11; //result of ALU
            end
            STORE: // store
            begin
                rf_wr_sel = 2'b00;
                \overline{\text{alu srcB}} = 3'b010;
            end
                      JAL:
                      begin
                             pcSource = 3'b011;
                             alu fun = 4'b0000;
                             alu srcA = 2'b00;
                             alu srcB = 3'b000;
                             rf wr sel = 2'b00;
                      end
                      JALR:
                      begin
                             pcSource = 3'b001;
                             alu fun = 4'b0000;
```

```
alu srcA = 2'b00;
       alu srcB = 3'b000;
       rf_{wr_sel} = 2'b00;
end
LOAD:
begin
       alu_fun = 4'b0000;
       alu\_srcA = 2'b00;
       alu srcB = 3'b001;
       rf_wr_sel = 2'b10;
                             // load mem dout2 into reg
end
BRANCH:
begin
case (FUNC3)
    3'b000:
             //beq
    begin
    if (br eq == 1'b1)
      pcSource = 3'b010;
    else
      pcSource = 3'b000;
    end
    3'b001:
             //bne
    begin
    if (br eq == 1'b0)
     pcSource = 3'b010;
    else
     pcSource = 3'b000;
    end
    3'b100: //blt
    begin
    if (br lt == 1'b1)
      pcSource = 3'b010;
    else
     pcSource = 3'b000;
    end
    3'b101: //bge
    begin
    if (br lt == 1'b0)
      pcSource = 3'b010;
    else
     pcSource = 3'b000;
    end
    3'b110: //bltu
    begin
    if (br ltu == 1'b1)
      pcSource = 3'b010;
    else
      pcSource = 3'b000;
    end
    3'b111: //bgeu
    begin
    if (br ltu == 1'b0)
     pcSource = 3'b010;
    else
      pcSource = 3'b000;
    end
    default:
    begin
      pcSource = 3'b000;
```

```
endcase
end
OP_RG3: // R type
begin
   rf_wr_sel = 2'b11;
   alu_srcA = 2'b00;
      alu srcB = 3'b000;
      case(func3)
             3'b000: // instr: ADD and SUB
             begin
                case(func7)
                           // ADD
                    1'b0:
                    begin
                       alu_fun = 4'b0000;
                    1'b1: // SUB
                    begin
                     alu_fun = 4'b1000;
                    end
                       default:
                       begin
                        alu fun = 4'b0000;
                       end
                     endcase
             end
              3'b001: // SLL
             begin
                    alu_fun = 4'b0001;
             end
             3'b010: // SLT
             begin
                     alu fun = 4'b0010;
             end
             3'b011: // SLTU
             begin
                    alu fun = 4'b0011;
             end
             3'b100: // XOR
             begin
                    alu_fun = 4'b0100;
          end
             3'b101: // SRL and SRA
             begin
             case(func7)
                    1'b0: // SRL
                    begin
                     alu_fun = 4'b0101;
                    end
                    1'b1: // SRA
                    begin
                       alu_fun = 4'b1101;
                       default:
                       begin
                          alu fun = 4'b0000;
```

end

```
end
                     endcase
              end
              3'b110: // OR
              begin
                     alu fun = 4'b0110;
              end
              3'b111: // AND
              begin
                     alu fun = 4'b0111;
              end
              default:
              begin
                     pcSource = 3'b000;
                     alu fun = 4'b0000;
                     alu srcA = 2'b00;
                     alu_srcB = 3'b000;
                     rf_{wr_sel} = 2'b11;
              end
       endcase
end
OP_IMM:
begin
   if (int_taken) begin // if in interrupt pc is set to mtvec
       pcSource = 3'b100;
   rf_wr_sel = 2'b11;
    alu srcA = 2'b00;
       _alu srcB = 3'b001;
       case(func3)
              3'b000: // instr: ADDI
              begin
                     alu_fun = 4'b0000;
              end
              3'b010: // SLTI
              begin
                     alu_fun = 4'b0010;
              end
              3'b011: // SLTIU
              begin
                     alu fun = 4'b0011;
              end
              3'b110: // ORI
              begin
                     alu fun = 4'b0110;
              end
              3'b100: // XORI
              begin
                     alu_fun = 4'b0100;
              end
              3'b111: // ANDI
              begin
                     alu_fun = 4'b0111;
              end
              3'b001: // SLLI
              begin
                      alu fun = 4'b0001;
```

```
3'b101: // SRLI and SRAI
               begin
               case(func7)
                      1'b0: // SRLI
                      begin
                         alu fun = 4'b0101;
                      1'b1: // SRAI
                      begin
                        alu fun = 4'b1101;
                      end
                         default:
                         begin
                           alu_fun = 4'b0000;
                       endcase
               end
               default:
               begin
                      pcSource = 3'b000;
                       alu_fun = 4'b0000;
                       alu srcA = 2'b00;
                       alu srcB = 3'b000;
                      rf_{wr_sel} = 2'b11;
               end
        endcase
 end
 SYS:
 begin
  case (FUNC3)
     3'b001: // CSRRW
     begin
pcSource = 3'b000;
           rf_wr_sel = 2'b01;
      3'b011: // CSRRC
      begin
      pcSource = 3'b000;
           rf_wr_sel = 2'b01;
      end
      3'b010: // CSRRS
      begin
      pcSource = 3'b000;
           rf_wr_sel = 2'b01;
      end
      3'b000: // MRET
      begin
      pcSource = 3'b101;
            end
   endcase
 end
 default:
 begin
```

pcSource = 2'b00;

end

```
alu_srcB = 3'b000;
rf_wr_sel = 2'b00;
alu_srcA = 2'b00;
alu_fun = 4'b0000;
end
endcase
```

end

endmodule

```
`timescale 1ns / 1ps
// Company: Ratner Surf Designs
// Engineer: James Ratner
//
// Create Date: 01/07/2020 12:59:51 PM
// Design Name:
// Module Name: Ex6_6_testbench
// Project Name:
// Target Devices:
// Tool Versions:
// Description: Testbench file for Exp 6
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module otter_tb();
  reg [15:0] switches;
  reg [4:0] buttons;
  reg clk;
  wire [15:0] leds;
  wire [7:0] segs;
  wire [3:0] an;
OTTER Wrapper my wrapper(
  .clk (clk),
  .buttons (buttons),
.switches (switches),
  .leds (leds),
  .segs (segs),
  .an (an)
   );
 //- Generate periodic clock signal
  initial
     begin
       clk = 0; //- init signal
forever #10 clk = ~clk;
     end
  initial
  begin
     buttons = 5'b01000;
                         //rst
     switches = 16'h0000;
```

```
#80//wait a while
buttons = 5'b00000;
#1500;
buttons = 5'b10000; //intr
#80//wait a while
buttons = 5'b00000; //intr off
end
endmodule
```