UVM Test Bench Top Level

SyoSil 2025

Contents


- Top Level Example
 - SystemVerilog (SV)
 - CocoTB example
- Challenges with PyUVM
- UVM with conventional SV Interface
- Python interface object
- Running a test
- Phase objection
- Ending Test

SV-TB Top Level Example

```
Signals
                                                                         i wr ;
                                                       reg [BUS_WIDTH-1] i_data;
                                                                                                                               task sys_rst();
                                                                                                                                rst_n <= 1'b0 ;
                                                       wire [BUS_WIDTH-1] o_data ;
                                                                                                                                  @(posedge clk);
                                                                          o_empty;
                                                                          o_full ;
                                                                                                                                 rst_n <= 1'b1;
                                                                                                                               endtask : sys_rst
DUT Instantiation
                                                       fifo #(
                                                                                                                               task single_rw();
                                                         .FIFO_DEPTH(FIFO_DEPTH),
                                                                                                                                @(posedge clk)
                                                         .BUS WIDTH (BUS WIDTH )
                                                                                                                                   if (!o_full) begin
Clock Generation
                                                                 (clk ), // Clock
                                                                                                                                    i data <= $random();
                                                         .rst_n (rst_n ), // Asynchronous reset active low
                                                                                                                                     i_wr <= '1;
                                                                                                                                     i rd <= '0;
                                                         .i_rd (i_rd ), // 1: rd
                                                         .i wr (i wr ), // 1 : wr
                                                         .i_data (i_data ), // input data
                                                                                                                                   wait(!o empty) begin
Reset Generation
                                                         .o_data (o_data ), // output data
                                                                                                                                     i_rd <= '1;
                                                         .o_empty(o_empty), // 1 : if fifo is empty
                                                                                                                                     @(posedge clk)
                                                         .o_full (o_full ) // 1 : if fifo is full
                                                                                                                                     $display("data read from fifo is %d",o data);
   Stimulus
                                                                                                                                  if (o_data == i_data) begin
  Genreation
                                                                                                                                   $display("***** Test Passs ***** Expected %d: Actual
                                                       always #(CLK_PRD/2) clk = " clk;
                                                                                                                                   $display("***** Test Fail ***** Expected %d: Actual
                                                       initial begin
                                                         sys_rst();
                                                                                                                               endtask : single_rw
                                                         single_rw();
                                                          @(posedge clk);
                                                         $finish;
```

CocoTB Top Level Example

- No DUT Instantiation
- Handled by Icarus
- CocoTB gives "dut" object



Challenges with Directed Testbenches

Scalability


- Use CRV and CDV, write less tests
- But have to write coverage model

Reusability

- Use UVCs
- Interfaces
 - Supported in PyUVM?
 - NO! What can we do then?

UVM with conventional SV interface

```
nterface fifo intf(input logic clk,rst);
logic [31:0]data_in;
logic wr_en,rd_en;
logic [31:0]data_op;
logic full,empty;
clocking driver_cb@(posedge clk);
  default input #1 output #1;
  output data_in;
  output wr_en,rd_en;
  input data_op;
  input full,empty;
clocking monitor_cb@(posedge clk);
  default input #1 output #1;
  input data_in;
  input wr_en,rd_en;
  input data_op;
  input full,empty;
modport DRIVER(clocking driver_cb,input clk,rst);
modport MONITOR(clocking monitor_cb,input clk,rst);
```



PyUVM with Interface Object

```
class fifo_intf:
    def __init__(self):
        self._data = None
        self._valid = None
        self._wr_en = None
        self._o_empty = None
        self._o_full = None

    def connect(self, _data,_valid,_wr_en,_rd_en,_o_empty,_o_full):
        self._data = _data
        self._valid = _valid
        self._wr_en = _wr_en
        self._rd_en = _rd_en
        self._o_empty = _o_empty
        self._o_full = _o_full
```

- Interface Object
 - Mimics SV-IF functionality.
 - An object contains all the signals of specific protocol
 - Makes it much easier to pass around
 - Connect method
 - Connects the given signals
- Alternative
 - CocoTB bus
 - Somewhat different paradigme

PyUVM with Interface Object -Example

```
class sat_filter_tb_base_test(uvm_test):
    def ___init___(self, name="sat_filter_base_test", parent=None):
        # Declare DUT handler
        self.dut = None
        # Agent's interfaces
        self.ssdt prod if = None
    def build phase(self):
        super().build phase()
        # Create configuration objects
        self.cfg = sat_filter_tb_config.create('sat_filter_base_cfg')
        # Access the DUT through the cocotb.top handle
        self.dut = cocotb.top
        . . .
        # Instantiate interface
        self.ssdt_prod_if = ssdt_interface_wrapper("ssdt_prod_if")
       # Set interfaces in configs for each component
        self.cfg.ssdt_prod_cfg.vif = self.ssdt_prod_if
```

```
def connect_phase(self):
    super().connect_phase()

    self.ssdt_prod_if.connect(
        clk_signal = self.dut.clk,
        reset_signal = self.dut.rst,
        valid_signal = self.dut.in_valid,
        data_signal = self.dut.in_data
)
```

Running a (PyUVM) test

- Annotate test class with: @pyuvm.test()
- Derive from: uvm_test
- Test
 - build_phase
 - Builds testbench components
 - connect_phase
 - Connects testbench components
 - run_phase
 - Implement test
 - Usually
 - Create a virtual sequence
 - Randomize virtual sequence
 - Start virtual sequence
 - More on this later!

```
@pyuvm.test()
class AluTest(uvm_test):
  def build_phase(self):
    super().build_phase()
    self.env = AluEnv("env", self)
  def connect phase(self):
  async def run_phase(self):
    self.raise_objection()
    super().run_phase()
    # Create, Randomize and start
    # top virtual sequence
    self.vseq = AluVSeq.create("AluVSeq")
    self.virt_sequence.randomize()
    await (self.vseq.start(self.env.vseqr))
    self.drop objection()
```

Phase Objection

- Phase Objection is a mechanism to control the execution flow of simulation phases which takes time – currently, only run_phase
 - It allows components to synchronize the start and end of the run_phase
- raise_objection()
 - Signals to the UVM scheduler that: I am not done!
 - Prevents UVM scheduler to go to next phase
 - Otherwise UVM scheduler has NO way of knowing that
 - a uvm_component is still in the run_phase
- drop_objection()
 - Signals to the UVM scheduler that: I am done!

```
from pyuvm import *

class MyComponent(uvm_component):
   def run_phase(self, phase):
     phase.raise_objection(self)
     # Perform some actions
     ...
     phase.drop_objection(self)
```