# ECE 571 CAN Protocol Controller: Design & Verification

By Vijay E Arputharaj Akshay S Kotian


# INTRODUCTION

#### **CAN Bus**

- CAN(Controller Area Network) vehicle bus standard allows devices to communicate without host computer
- Typical Automobile has around 70 ECU's so communication requires robust but simple protocol
- CAN, developed and patented by Bosch, fills this need

## Components

- CPU: Host processor decides what messages to send & receive
- Controller: Protocol Implementation
  - Packets, Serializes and transmits on bus
  - Stores received bits and hands it over to CPU
- Transceiver: Physical layer signaling



#### **Features**

- CAN is multi-master broadcast serial standard, no limitations on number of devices
- Nodes have no specific address and message identifiers are content specific
- CRC check for Error Handling, NRZ bit code with stuffing for synchronization
- CSMA/BA(Bitwise Arbitration), prioritized arbitration with no loss in time

# BASIC CONCEPTS

#### **Bus Characteristics**

- Two Bus states
  - "1" = Recessive
  - "0" = Dominant

#### Bus state with two nodes transmitting

	Dominant	Recessive
Dominant	Dominant	Dominant
Recessive	Dominant	Recessive

• Bus logic is 'Wired-AND' i.e. Dominant bits overwrite Recessive bits

- Arbitration is non-destructive and prioritized by message
- Bitwise Arbitration scheme

```
Bits A[3] A[2] A[1] A[0] Node 1

Node 2

Node 3
```

- Arbitration is non-destructive and prioritized by message
- Bitwise Arbitration scheme

```
Bits A[3] A[2] A[1] A[0] Node 1 1

Node 2 1

Node 3 1
```

- Arbitration is non-destructive and prioritized by message
- Bitwise Arbitration scheme

Bits Node 1	A[3] 1	A[2] 0	A[1]	A[0]
Node 2	1	0		
Node 3	1	1		

- Arbitration is non-destructive and prioritized by message
- Bitwise Arbitration scheme


Bits Node 1	A[3] 1	A[2] 0	A[1] O	A[0]
Node 2	1	0	1	
Node 3	1	1	S	

- Arbitration is non-destructive and prioritized by message
- Bitwise Arbitration scheme

Bits Node 1	A[3] 1	A[2] O	A[1] O	A[0] O	Bus Master!
Node 2	1	0	1	S	
Node 3	1	1	S	S	


## Frame Formats

#### • Data Frame




#### Frame Formats

- Request Frame
  - Similar to Data frame format but no Data field
- Error Frame
  - Fixed Frame format sent by all nodes on bus error



## Control Flow



TEC>255

Bus


off


## IMPLEMENTATION


## Objective

- Synthesizable Behavioral model of CAN Protocol Controller
- Use System Verilog constructs for functional verification
- Perform Veloce emulation in TBX mode
- Studied Bosch's CAN specification and designed from scratch, no existing code used

## Design Blocks







# DESIGN CONSTRUCTS

## Packages

#### Parameters

```
    Structures &

`ifndef DEFS DONE
`define DEFS DONE
package definitions;
                                             Unions
parameter Total Nodes = 10;
parameter DLC SIZE=4;
parameter CLOCK CYCLE=20;
parameter DUTY CYCLE=2;
localparam CLOCK WIDTH=CLOCK CYCLE/DUTY CYCLE;
parameter bit [DLC SIZE-1:0] DLC=8;
localparam DATA SIZE=(DLC*8);
parameter EOF_SIZE=7;
parameter CRC_SIZE=15;
parameter ID SIZE=11;
parameter DELIM SIZE=8;
parameter FLAG SIZE=6;
parameter DATA START=19;
const bit [CRC_SIZE:0] CRC_Poly=16'hC599;
```

#### Enums

```
typedef struct packed{
logic [EOF_SIZE-1:0] EOF;
logic ACK Delim;
logic ACK;
logic CRC Delim;
logic [CRC_SIZE-1:0] CRC;
logic [DATA_SIZE-1:0] Data;
logic [DLC SIZE-1:0] DLC;
logic R0;
logic IDE;
logic RTR;
logic [ID SIZE-1:0] ID;
logic SOF;
}Data Frame;
typedef struct packed{
logic [EOF SIZE-1:0] EOF;
logic ACK Delim;
logic ACK;
logic CRC Delim;
logic [CRC_SIZE-1:0] CRC;
logic [DLC SIZE-1:0] DLC;
logic R0;
logic IDE;
logic RTR;
logic [ID SIZE-1:0] ID;
logic SOF;
}Req Frame;
typedef union{
Data_Frame Data;
Req Frame Req;
}Can packet;
```

## Interface

```
//DESCRIPTION: CAN Bus Interface. Has a single wire-AND line
// 0 is Dominant state and 1 is recessive state on bus
`include "def.pkg"
interface can bus(input [Total Nodes-1:0] input data);
wire data = (1'b1 & (&input_data));
//Error handle function for CAN node
function automatic void Error_Handle(const ref errorstate_t ERROR, ref int error_count, ref Error_Frame Error_packet);
error_count=error_count+8;
Error packet.Delim='1;
if (ERROR==ACTIVE) Error packet.Flag='0;
if (ERROR==PASSIVE) Error_packet.Flag='1;
endfunction
//CRC generator - code re-used from Bosch's CAN specification
function automatic void CRC_gen(const ref logic [DATA_CRC_LEN:0] CRC_array, ref int CRC_Len, output logic [CRC_SIZE-1:0] CRC_RG);
  automatic logic CRCNXT=0;
  parameter N CRC=15;
  CRC Len='RTR BIT?REQ CRC LEN:DATA CRC LEN;
  for(int i=0;i<=CRC Len;i++)</pre>
  begin
  CRCNXT=CRC_array[i] ^ CRC_RG[N_CRC-1];
  CRC\ RG<<=1;
  if (CRCNXT)
  CRC_RG=CRC_RG ^ CRC_Poly;
  CRC RG={<<{CRC RG}};
endfunction
endinterface
```

## Procedural blocks

always\_ff & unique

```
always ff @ (posedge clock)
begin
   if (reset)
    begin
       {data_in_req,Tx_packet,Tx_Ecount,Rx_Ecount,Retransmit}<=0;
        state<=BUS RST;error<=ACTIVE;
        data<= `REC:
    end
   else
    begin
       unique case (state)
      BUS_RST:
                           data<="REC;data_out_req<=0;data_in_req<=~Re
                            {BIT_ERROR,ARB_LOSS,ACK_ERROR,CRC_CHK,SLAVE
                           {i,count,Serial_count,crc_count}<='0;</pre>
                           {CRC_array,bitgen_en,bitchk_en}<='0;
                           state<=READ_PACKET;
                        end
```

#### Tasks

```
//Task to pack Data packet
task automatic Data_Frame_Pack(ref Can_packet packet);
    {packet.Data.SOF,packet.Data.RTR,packet.Data.IDE,packet.Data.R0,packet.Data.CRC}<='0;
    {packet.Data.CRC_Delim,packet.Data.ACK,packet.Data.ACK_Delim,packet.Data.EOF}<='1;
    packet.Data.ID<={<<{Tx_ID}};packet.Data.Data<={<<{Tx_packet}};packet.Data.DLC<={<<{DLC}};
endtask

//Task to pack Req packet
task automatic Req_Frame_Pack(ref Can_packet packet);
    {packet.Req.SOF,packet.Req.IDE,packet.Req.R0,packet.Req.CRC}<='0;
    {packet.Req.CRC_Delim,packet.Req.ACK,packet.Req.ACK_Delim,packet.Req.EOF,packet.Req.RTR}<='1;
    packet.Req.DLC<={<<{DLC}};packet.Req.ID<={<<{Rx_ID}};
endtask
endmodule</pre>
```

## Others....

- .\* operator
- 2 state & logic types
- Queues & Associative arrays for debugging & Scoreboard
- Foreach loops
- Final blocks
- timeunit & timeprecision

## Design Features

- Used generate blocks to allow multiple node instantiations
- All CAN specifications such as Field widths are parameterized for code reusability
- Flags for Debug, Assertion, Error inject & Veloce modes

# VERIFICATION

#### Assertions

- Employed both immediate & concurrent assertions
- Helped us immensely to localize bugs at the early stages of design as each transaction took multiple cycles, looking at waveforms or \$monitor output is tedious
- In the later part, developed separate assertion module which runs in parallel
- Ensure nodes adhered to protocol throughout simulation and also prints out a scoreboard at end

### Immediate Assertions

• IFS Check:


```
IFS: assert(bus.data) //Assert Bus is low during IFS else state<=Tx_ERROR; //Else flag error
```

• CRC Check:

```
if(crc_count<=CRC_SIZE-1)
begin
  i<=0;
  assert (CRC_chk[crc_count]==bus.data) crc_count<=crc_count+1'b1; //If mismatch flag error
  else state<=Rx_ERROR;
end</pre>
```

#### **Concurrent Assertions**

```
property bus idle check;
@(posedge clock) $rose(reset) |=> bus.data;
endproperty
property bit stuffing check high;
@(posedge clock) disable iff (!BIT CHK)
(bus.data[*5] |=> !bus.data) ;
endproperty
property bit stuffing check low;
@(posedge clock) disable iff (!BIT CHK)
(!bus.data[*5] |=> bus.data) ;
endproperty
                                       // End of Frame check
property EOF check;
@(posedge clock) disable iff (reset)
( $rose(ACK) |-> ##2 bus.data[*7]) ;
endproperty
property ACK check;
@(posedge clock) disable iff (reset)
( ACK |=> !bus.data)
endproperty
```



## Scoreboard (Normal Mode)

******	**********	******	*****
TYPE OF CHECK	TOTAL COUNT	PASS COUNT	FAIL COUNT
Bus IDLE Check	1	1	0
Bit Stuffing Check	290	290	0
CRC Delimiter check	75	75	0
ACK Check	75	75	0
ACK Delimiter Check	75	75	0
EOF Check	75	75	0
Overload Check	75	75	0


## Scoreboard (Error inject Mode)

‡			
"	ASSERTION SCORE		
* **********			
# TYPE OF CHECK	TOTAL COUNT	PASS COUNT	FAIL COUNT
‡			
# Bus IDLE Check	1	1	0
# Bit Stuffing Check	481	376	105
# CRC Delimiter check	75	75	0
# ACK Check	75	75	0
# ACK Delimiter Check	75	75	0
# EOF Check	75	75	0
# Overload Check	75	75	0
* **********	******	*****	*******

## VELOCE EMULATION

#### TBX Mode

- XRTL Transactor configured as host processor stub for CAN nodes
- Input SCEMI pipe used to get data packets generated from HVL side
- Received packets, after bus transaction, are sent through output SCEMI
- HVL then does scoreboard of sent and received packets and prints out log



## HVL

- Implements Constrained Randomization & OOP techniques for generating test packets & Identifiers
- Monitors received packets and produces a scoreboard at end of simulation run
- Logging of input and output packets in files

## Randomization & OOP Constructs

```
//Randomize class for generating Tx Packets to be sent to XRTL Transactor
class Data Randomize;
rand bit[DATA SIZE-1:0] Tx packet;
int DataFrame_wt=90,ReqFrame_wt=10,ErrorOn_wt=20,ErrorOff_wt=80;
constraint Data frame {
`DATA PACKET dist {1:=DataFrame wt,0:=RegFrame wt};
                                                     //Weighted Randomization for generating Data , Reg Frames
`ERROR FLAG dist {1:=ErrorOn wt,0:=ErrorOff wt};
                                                              // & Error injection
endclass
   RandTx Data.constraint mode(0);
   RandTx Data.Data frame.constraint mode(1);
                                                 //Enable required constraints, if additional constraints included in future
   assert(RandTx_Data.randomize());
                                                       //assert randomization
   Data_driverChannel.put(RandTx_Data.Tx packet);
   $fwrite(Tx_file,"%0d\n",RandTx_Data.Tx packet);
                                                     //Drive Tx packet onto SCEMI pipe
    `ifdef DEBUG
   Tx queue.push front(RandTx Data.Tx packet);
    `endif
end
```

## Scoreboard: Normal Mode (with 4 Nodes)

*********	************		
BUS TRANSACTION SCOREBOARD			
No. of Transactions:	500		
No. of Transactions Re-attempted:	0		
No. of Transactions Successful:	500		
Percent Successful:	100%		
No.Of Packets generated:	STIMULUS SCOREBOARD500		
No.Of Data Packets:	453		
No.Of Req Packets:	47		
PACKET COUNTS			
No.of Packets Received:	453		
No.Of Lost Packets:	0		

## Scoreboard: Error inject Mode (with 4 Nodes)

```
----BUS TRANSACTION SCOREBOARD---
 No. of Transactions:
                                       364
 No. of Transactions Re-attempted:
                                        53
 No. of Transactions Successful:
                                       311
 Percent Successful:
                                        85%
              -----STIMULUS SCOREBOARD
# No.Of Packets generated:
                                       500
# No.Of Data Packets:
 No.Of Reg Packets:
                                        39
                         ----PACKET COUNTS
 No.of Packets Received:
                                       277
 No.Of Lost Packets:
```

#### Verification Features

- Monitor module running concurrent assertions to trap protocol violations
- Weighted randomizations allows more control on test vector generation
- Randomization done on:
  - Environment configuration Multiple nodes instantiated using generate blocks and simple ID assignment algorithm employed by transactor to configure acceptance filters
  - Device configuration Random ID's (hence randomized priority), Error injection, type of frames

## Summary

- Build design from scratch using specification document
- Developed test environment for generating random stimulus and scoreboard
- Exercised most of the system Verilog constructs gained from the course in both design and functional verification

#### References

- http://www.bosch-semiconductors.de/media/pdf\_1/canliteratur/can\_fd\_spec.pdf
- http://en.wikipedia.org/wiki/CAN\_bus