


Jae Lee
ECEN 220
Lab #8
11/5/2013

MOD4 state graph, truth table, k-maps, and equations



R	I	Q ₁	Q ₀	N ₁	N ₀
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	-	0	0	0	0
1	-	0	1	0	0
1	-	1	0	0	0
1	-	1	1	0	0

R \ I	00	01	11	10
Q ₁ Q ₀ 00	0	0	0	0
01	0	1	0	0
11	1	0	0	0
10	1	1	0	0


N_1

R \ I	00	01	11	10
Q ₁ Q ₀ 00	0	1	0	0
01	1	0	0	0
11	1	0	0	0
10	0	1	0	0

N_0

$$N_1 = R'I'Q_1 + R'Q_1Q_0' + R'IQ_1'Q_0$$

$$N_0 = R'I'Q_0 + R'IQ_0'$$



MOD4 Verilog Code

```
module MOD4(q, inc, reset, clk);
```

```
    output[1:0] q;
```


```
    input inc, reset, clk;
```

```
    wire[1:0] n;
```

```
    assign n[1] = (~inc & q[1]) | (q[1] & ~q[0]) | (inc & ~q[1] & q[0]);
```

```
    assign n[0] = (~inc & q[0]) | (inc & ~q[0]);
```

```
    FF_DC ff1(q[1], clk, reset, n[1]);
```

4x7 Segment Controller Verilog code

```

module segcontroller47(Ca, Cb, Cc, Cd, Ce, Cf, Cg,
                      AN0, AN1, AN2, AN3, DP, tp, zero,
                      Digit1, Digit2, Digit3, Digit4, System_Clock,
                      Reset, Dp0, Dp1, Dp2, Dp3);

    output Ca, Cb, Cc, Cd, Ce, Cf, Cg, AN0, AN1, AN2, AN3, DP, tp, zero;
    input[3:0] Digit1, Digit2, Digit3, Digit4;
    input System_Clock, Reset, Dp0, Dp1, Dp2, Dp3;
    wire[3:0] temp1;
    wire[1:0] temp3;
    wire[3:0] temp4;
    wire[23:0] counter;

```

```

//mux164(result, sel, din3, din2, din1, din0);
mux164 Mm1(temp1, temp3, Digit4, Digit3, Digit2, Digit1);

//MOD4(q, inc, reset, clk);
MOD4 mod41(temp3, zero, Reset, System_Clock);

//prog_timer (clk, reset, clken, load_number, counter, zero, tp);
prog_timer t1(System_Clock, Reset, 1'b1, 24'd250000, counter, zero, tp);

//decoder24(q,a);
decoder24 d1(temp4, temp3);

not(AN0, temp4[3]);
not(AN1, temp4[2]);
not(AN2, temp4[1]);
not(AN3, temp4[0]);

//Mux41(Q,A,B,C,D,Sel0,Sel1);
Mmux41 mux1(DP, ~Dp3, ~Dp2, ~Dp1, ~Dp0, temp3[0], temp3[1]);

ssdecoder sd1(.a(Ca), .b(Cb), .c(Cc), .d(Cd), .e(Ce), .f(Cf), .g(Cg), .N0(temp1[0]),
.N1(temp1[1]), .N2(temp1[2]), .N3(temp1[3]));

endmodule

```

TestBench Verilog code

```

module test_seg47(Ca, Cb, Cc, Cd, Ce, Cf, Cg,
                 AN0, AN1, AN2, AN3, DP, tp, zero,
                 System_Clock,
                 Reset, Dp0, Dp1, Dp2, Dp3);

output Ca, Cb, Cc, Cd, Ce, Cf, Cg, AN0, AN1, AN2, AN3, DP, tp, zero;
input System_Clock, Reset, Dp0, Dp1, Dp2, Dp3;

segcontroller47 seg1(Ca, Cb, Cc, Cd, Ce, Cf, Cg,
                    AN0, AN1, AN2, AN3, DP, tp, zero,
                    4'b0001, 4'b1010, 4'b1011, 4'b1000, System_Clock,
                    Reset, Dp0, Dp1, Dp2, Dp3);

endmodule

```

TestBench UCF file

```
NET System_Clock LOC = "B8"; # Bank = 0, Pin name = IP_L13P_0/GCLK8, Type = GCLK, Sch name = GCLK0
NET Dp0 LOC = "G18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW0
NET Dp1 LOC = "H18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = SW1
NET Dp2 LOC = "K18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW2
NET Dp3 LOC = "K17"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW3
NET Reset LOC = "H13"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN3
NET Ca LOC = "L18"; # Bank = 1, Pin name = IO_L10P_1, Type = I/O, Sch name = CA
NET Cb LOC = "F18"; # Bank = 1, Pin name = IO_L19P_1, Type = I/O, Sch name = CB
NET Cc LOC = "D17"; # Bank = 1, Pin name = IO_L23P_1/HDC, Type = DUAL, Sch name = CC
NET Cd LOC = "D16"; # Bank = 1, Pin name = IO_L23N_1/LDC0, Type = DUAL, Sch name = CD
NET Ce LOC = "G14"; # Bank = 1, Pin name = IO_L20P_1, Type = I/O, Sch name = CE
NET Cf LOC = "J17"; # Bank = 1, Pin name = IO_L13P_1/A6/RHCLK4/IRDY1, Type = RHCLK/DUAL, Sch name = CF
NET Cg LOC = "H14"; # Bank = 1, Pin name = IO_L17P_1, Type = I/O, Sch name = CG
NET DP LOC = "C17"; # Bank = 1, Pin name = IO_L24N_1/LDC2, Type = DUAL, Sch name = DP
NET AN0 LOC = "F17"; # Bank = 1, Pin name = IO_L19N_1, Type = I/O, Sch name = AN0
NET AN1 LOC = "H17"; # Bank = 1, Pin name = IO_L16N_1/A0, Type = DUAL, Sch name = AN1
NET AN2 LOC = "C18"; # Bank = 1, Pin name = IO_L24P_1/LDC1, Type = DUAL, Sch name = AN2
NET AN3 LOC = "F15"; # Bank = 1, Pin name = IO_L21P_1, Type = I/O, Sch name = AN3
```

Anomalies

This lab took really long. Creating test bench is still giving me a hard time. Combining many Verilog design wasn't easy because especially for MUX, it's easy to mix up the order of select inputs. After several hours of trying to debug my code, I found that I ORed with + sign instead of | sign. Thanks TAs. You made me be able to pass-off !