

Multi-channel Network Video Surveillance Coding System Based on GOWIN FPGAs

Cheng Yu Pan Rui Chen Hongzhao

Part I Design Overview

1.1 design purpose

The GOWIN FPGA-based multi-channel network video surveillance coding system provides efficient and reliable solutions. The system consists of a capture board, an encoding board, and a host computer. The capture board receives one to five camera inputs and converts them into digital signals. The encoding board encodes multiple videos in real-time and efficiently, utilizing the computing power of GOWIN FPGAs to reduce bandwidth and storage requirements. The host computer serves as the control center, providing a user-friendly interface and functions, receiving, and decoding video streams, and displaying, recording, and remotely accessing surveillance images. The system is flexible and scalable to meet the needs of real-time transmission, efficient encoding, and remote access. Utilizes GOWIN FPGAs to provide high-performance, low-latency video processing and transmission for safe and reliable surveillance services.

1.2 Application Areas

This multi-channel network video surveillance coding system based on GOWIN FPGAs is suitable for a wide range of application areas. First, it can be widely used in the field of security surveillance. By supporting multiple camera inputs and efficient encoding rates, the system is able to process and transmit video streams from multiple surveillance points in real-time, providing comprehensive real-time monitoring and recording functions. This is of great significance in security-sensitive places such as public places, enterprises and institutions, and residential neighborhoods. Secondly, the system can also be applied in the field of traffic monitoring. By connecting multiple cameras to the system, it can realize all-round monitoring and real-time video recording of traffic intersections, highways, and other traffic scenes. This helps the traffic management department to grasp the traffic situation in real-time and improve traffic safety and smoothness. In



addition, the system can also be used in the field of remote monitoring and video conferencing. By transmitting video streams over the network, users can remotely monitor and manage the situation in multiple locations or conduct remote video conferences. This is very valuable for cross-region collaboration, distance education, telemedicine, and other fields. In short, the system has a wide range of applications in a variety of fields such as security monitoring, traffic monitoring, and remote monitoring. It can provide efficient and reliable video encoding and transmission capabilities to meet the needs of real-time monitoring, video storage, and remote access, providing users with a safe and convenient monitoring solution.

1.3 Main technical features

- (1) Efficient video encoding: The system utilizes the powerful computing capability of GOWIN FPGAS to achieve high-quality, lowlatency video encoding. Advanced video coding algorithms are used to provide excellent video quality and reduce network bandwidth consumption and storage space requirements.
- (2) Multiple Video Processing and Transmission: The system supports simultaneous processing and transmission of multiple video streams. The capture board is capable of receiving 1 to 5 camera inputs, and the encoding board efficiently encodes multiple videos in real time. This enables the system to meet the needs of real-time monitoring and video storage.
- (3) Remote access and management: The upper computer acts as the control and management center of the system, supporting remote access and management of multiple monitoring points. Users can receive and decode the video stream transmitted by the encoding board in real-time, and display, record, and remotely access the monitoring screen. The system also supports the storage and retrieval of video data, as well as the configuration and management of the surveillance system.

1.4 Key Performance Indicators

- 1. Enter the camera parameters.
- 2. Video transmission resolution.
- 3. Network port transmission efficiency.
- 4, the upper computer operability and logic.

1.5 Key innovations




- (1) Modular development and design flexibility using two FPGA development boards in cascade.
- Supports $1\sim5$ camera inputs, far ahead of the traditional $1\sim2$.
- (3) The encoding side supports the original picture ring out, and can display with the upper computer each other.
- (4) Development board peripheral circuits, transmission modules, and host computer completely independent design

Part II System Composition and Functional Description

2.1 Overall Introduction

The overall project structure is shown below:



Picture 1 Project structure

The project is divided into the capture side, which is responsible for capturing and fusing multiple camera frames and sending them to the encoding side with standard protocols via GOWIN HDMI TX IP or external HDMI PHY; the encoding side is responsible for receiving and decoding the standard video protocols and ringing out the display. The encoder part is responsible for receiving and decoding the standard video protocol and loop out the display. In addition, through DDR3 and FIFO cache, the encoder module packages the video into a continuous Ethernet packet stream and sends it to the host computer; the host computer part is responsible for receiving and decoding the Ethernet



packet stream and outputting the current screen, and provides userdefined functions such as screenshot and screen recording.

2.2 Introduction to the modules

2.2.1 capture side

The architecture of this multi-channel network video surveillance coding system with multi-channel video buffer splicing is shown in Fig. 2, the multi-channel video signal enters the FIFO buffer through the DVP interface and initiates the burst interrupt of the corresponding video channel to the AXI4-Core control core when it is stored to one line of pixel data, and the AXI4-Core control core responds to the interrupt signals of the video channels in a sequential arbitration and writes images of various channels into the DDR3 controller by ping-ponging at the corresponding address through the AXI protocol. The AXI4-Core control core arbitrates the video interrupt signals of each channel in sequence and writes the images of each channel into the DDR3 controller through the AXI protocol according to the corresponding address ping-pong, of which the video storage address of each channel is shown in Figure 3.

Considering that GOWIN DDR3 IP does not have a direct AXI interface, we hang a conversion bridge between the original APP interface and AXI interface at the exemplary DDR3 IP interface and use this conversion bridge with the DDR3 IP to realize the whole module's control of reading and writing to DDR3.

For video splicing output, we use a self-driven video output controller to continuously read the hooked FIFO module, while the backward FIFO controller in Figure 21 carries the data of the next line from the DDR to the FIFO when it starts to read a new line, so as to realize the splicing display of the image, and its effect graph is shown in Figure 4.






Fig. 2 Multi-channel video cache splicing architecture at the capture side




Fig. 3 Storage space diagram of multiple videos on the capture side



Fig. 4 Capture end output image

2.2.2 code-side



The structure of the encoding terminal is shown in Figure 5 below, which consists of decoding module, FIFO read/write module, loop out module and Ethernet encoding module. In the normal operation of the module, the HDMI decoder module firstly gives the RGB code stream corresponding to the input TMDS, and sends one way to the HDMI TX encoder module for screen loop out; the other way is sent to the FIFO read/write control module. When the number of FIFO memory meets the size of one Ethernet packet, the Ethernet encoding module will be triggered to start working, read the data in the FIFO, convert it from RGB565 to a single byte 8bit for sending, and put a number value on each sent packet for the host computer to count and analyze the network packet loss. Under this design, the maximum support for 720P60 or 1080P28 video streams is sent continuously, static timing analysis passed, the simulation diagram is shown in Figure 6 below, there is no logic error in the simulation of a frame image.




Fig. 5 Structure of the coding side






Fig. 6 Simulation of sending frame from encoding side

2.2.3 upper computer

The flowchart of the host computer program is shown in Fig. 7, which consists of three parts: the main process M, the data processing thread T_1 , and the user interface thread T_2 . The host computer adopts C++ as the programming language and is written in V_{isual} Studio 2022 environment, which uses the built-in S_{ocket} network model and T_{hread} multi-thread model of C++, and adopts $O_{pen}CV$ and CVUI third-party libraries for the design of the user interface, and the program adopts the CM_{ake} construction tool, which supports compilation and running under W_{indows} , L_{inux} and other platforms. The program is built with CM_{ake} , which supports compiling and running under V_{indows} , V_{inux} and other platforms.






Figure 7 Upper computer program flow chart



When the host computer starts up, the main process M, as the control unit, runs first and starts two threads, the data processing thread T1 and the user interface thread T2, after initializing the basic operation environment, and waits for the threads to finish running. The main work of the data processing thread T1 is to receive the Ethernet data stream from the encoding terminal, parse the received packets, and synchronize the frame data according to the pre-coded packet index. The synchronized frame data will be written to the frame buffer after color processing and coordinate transformation, and thread T1 sends the frame data to user interface thread T2 through the queue. user interface thread T2 starts to draw the user interface frame first, and then receives the data from thread T1 through the queue. after T2 receives a frame data, it first verifies the integrity of the frame data, and if the frame data is incomplete, the frame will be dropped, and the frame error count will be increased at the same time. If the frame is incomplete, the frame is discarded and the frame error count is increased. Thread T2 then calculates the complete frame count and the packet error rate and prints the information on the user interface.T2 performs video capture and video recording operations based on button click events on the user interface. Thread T1 and Thread T2 will check the end-of-thread flag bit of the master process M after completing their work to determine whether they should continue the loop or terminate it to match the running state of the master process.




Figure 8 Upper computer user interface diagram



As shown in Figure 8, the user interface of the host computer, the left part is the video screen display area, the upper left corner is the realtime frame rate FPS and packet error rate ERR display, and the right part is the user operation area, which is the video screenshot and video recording buttons, respectively. After the user clicks the video capture button, the host computer encodes the raw frame data corresponding to the current display screen into a JPG image file and saves it. After the user clicks the Video Record button, the status area shows that the video is being recorded and the original video frame is encoded into an MP4 video file and saved until the user clicks the Stop Recording button. The screenshot and video recording files are named with the time stamp of the start of the operation, accurate to 1 millisecond. The host computer supports simultaneous screenshot and video recording, which can quickly capture key video frames.

Part III Completion and performance parameters

- 1. Input camera parameters: $1\sim5$ way DVP OV5640 (1 main 0 vice, 1 main 2 vice, 1 main 4 vice).
- 2. Video transmission resolution: 1280*720@60hz in line with standard video timing.
- 3. Network port transmission protocol: GMII 1000M transmission based on RTL8211 (actual 900+M).
- 4. The upper computer supports screenshot and recording.

Part IV Summary



4.1 Scalability

Capture side: improve the versatility of the access camera, the bandwidth of the output screen

Encoding side: to improve the versatility of the access screen, Ethernet sending efficiency, video encoding compression rate host computer: to improve the logic and operability of the user's operation

4.2 experience

In the process of developing a multi-channel network video surveillance coding system based on GOWIN FPGAs, we deeply realized the importance and wide application of video coding technology. By fully utilizing the computing power of GOWIN FPGAs, we have achieved efficient video encoding and transmission to meet the needs of real-time monitoring, video storage and remote access. The system has a wide range of applications in the fields of security, transportation and remote monitoring. We also recognize the importance of flexibility and scalability in the system design so that it can be adapted to different scenarios and needs. All in all, this project has given us an in-depth understanding of the practical application and value of video coding technology, and has contributed to the provision of secure and reliable surveillance solutions.

Part V References

- [1]. LI Yong, WANG Lei, QIAN Hanlin. Design and realization of panoramic video image stitching based on FPGA[J]. Electronic Design Engineering, 2018, 26(2):80-83. DOI:10.3969/j.issn.1674-6236.2018.02.018.
- [2]. Wan Quan,Li Shaofu. F P G A b a s e d image overlay and crossscreen splicing fusion method[J]. Liquid Crystal and Display,2020,35(10):1066-1072. DOI:10.37188/YJYXS20203510.1066. [3]. YANG Lei, REN Long, LIU Qing, et al. Research and realization of real-time splicing technology for large field of view images based on

FPGA[J]. Infrared and Laser Engineering,2015(6):1929-1935. DOI:10.3969/j.issn.1007-2276.2015.06.045.

[4]. ZHENG R,XIAO SHUNWEN,WANG YONG. Design of FPGA-based



Gigabit Ethernet real-time image acquisition and transmission system

[J]. Journal of West China Normal University (Natural Science Edition) ,2022,43(3):349-354.

DOI:10.16246/j.issn.1673-5072.2022.03.017.

[5]. ZHENG R,XIAO SHUNWEN,WANG YONG. Design of F P G A - b a s e d Gigabit Ethernet real-time image acquisition and transmission system

[J]. Journal of West China Normal University (Natural Science Edition) ,2022,43(3):349-354.

DOI:10.16246/j.issn.1673-5072.2022.03.017.

[6]. Yu P.W., Ren Y., Feng P., et al. Design of Gigabit Ethernet CMOS

Image Data Transmission System Based on FPGAs [J]. J]. Foreign Electricity Electronic Measurement Measurement Technology Techniques ,2016,35(11):76-81.

DOI:10.3969/j.issn.1002-8978.2016.11.018.

[7]. Gao Shangshang, Wang Xinyu, Wang Xiaoya, et al. Design and FPGA Implementation of Image Processing System Based on Ethernet

Transmission [J]. Computing Computer Computer Measurement Measurement and Control control

,2022,30(7):213-218.

DOI:10.16526/j.cnki.11-4762/tp.2022.07.032.

Part VI Appendix

6.1 Top-level code for the collection side



input clk , input rst_n



,	output	cmos scl
,	inout	cmos sda
	input	cmos_pclk
,	input	cmos vsync
,	input	cmos href
,	input [7:0]	emos db
,	output	cmos_rst_n
,	output	cmos_pwdn
,	output	omos_pwan
,	output	cmos1_scl
,	inout	cmos1_sda
,	input	cmos1_pclk
,	input	cmos1_vsync
,	input	cmos1_href
,	input [7:0]	cmos1_db
,	output	cmos1_rst_n
,	output	cmos1_pwdn
	-	
,	output	cmos2 scl
,	inout	cmos2_sda
,	input	cmos2 pclk
,	input	cmos2_vsync
,	input	cmos2 href
,	input [7:0]	cmos2 db
,	output	cmos2_rst_n
,	output	cmos2 pwdn
•	•	
,	output [14-1:0]	ddr_addr
,	output [3-1:0]	ddr_bank
,	output	ddr_cs
,	output	ddr_ras
,	output	ddr_cas
,	output	ddr_we
,	output	ddr_ck
,	output	ddr_ck_n
,	output	ddr_cke
,	output	ddr_odt
,	output	ddr_reset_n
,	output [2-1:0]	ddr_dm
,	inout [16-1:0]	ddr_dq
,	inout [2-1:0]	ddr_dqs
,	inout [2-1:0]	ddr_dqs_n
,	output	hdmi_clk



```
output[23:0]
                          hdmi d
                           hdmi de
       output
                           hdmi hs
       output
                           hdmi vs
       output
       output
                           hdmi nreset
       inout
                           hdmi scl
       inout
                           hdmi sda
);
//memory interface
wire
                      memory clk
wire
                      dma clk
wire
                      DDR pll lock
                      cmd ready
wire
wire[2:0]
                     cmd
wire
                      cmd en
                     app burst number
wire[5:0]
wire[ADDR WIDTH-1:0]
                        addr
wire
                      wr data rdy
wire
                      wr data en
wire
                      wr data end
wire[DATA WIDTH-1:0]
                        wr data
wire[DATA WIDTH/8-1:0] wr data mask
wire
                      rd data valid
wire
                      rd data end
wire[DATA WIDTH-1:0]
                        rd data
wire
                      init calib complete ;
//According to IP parameters to choose
           WR VIDEO WIDTH 16
'define DEF WR VIDEO WIDTH 16
           RD VIDEO WIDTH 16
`define
'define DEF_RD_VIDEO_WIDTH 16
'define USE THREE FRAME BUFFER
'define DEF ADDR WIDTH 28
'define DEF SRAM DATA WIDTH 128
//
//SRAM parameters
parameter ADDR WIDTH
                                = 'DEF ADDR WIDTH;
                                                          //存储单元是
byte , 总 容 量 =2^27*16bit = 2Gbit, 增 加 1 位 rank 地 址 ,
```



```
{rank[0],bank[2:0],row[13:0],cloumn[9:0]}
parameter DATA WIDTH
                                 = 'DEF SRAM DATA WIDTH;
                                                                  //与生成
DDR3IP 有关,此 ddr3 2Gbit, x16,
                                 时钟比例 1:4 , 则固定 128bit
parameter WR VIDEO WIDTH
                                  = 'DEF WR VIDEO WIDTH;
                                  = 'DEF RD VIDEO WIDTH;
parameter RD VIDEO WIDTH
//-----
//syn code
wire
                             syn off0 re; // ofifo read enable signal
wire
                             syn off0 vs;
wire
                             syn off0 hs;
wire
                             off0 syn de ;
                               off0 syn data;
wire [RD_VIDEO_WIDTH-1:0]
wire[15:0]
                            cmos 16bit data;
                             emos 16bit clk;
wire
wire[9:0]
                            lut index;
wire[31:0]
                            lut data;
wire
                             cmos frame clk;
                             cmos frame vsync;
wire
wire
                             cmos frame href;
wire
                             cmos frame de
wire
       [23:0]
                            cmos frame data;
                             cmos1 frame clk
wire
                             cmos1 frame vsync;
wire
                             cmos1 frame_href;
wire
wire
                             cmos1 frame de
wire
        [23:0]
                            cmos1 frame data;
wire
                             cmos2_frame_clk
                             cmos2 frame vsync;
wire
wire
                             cmos2 frame href;
wire
                             cmos2 frame de
wire
       [23:0]
                            cmos2 frame data;
                             video clk
wire
                             video vsync
wire
wire
                             video href
                             video de
wire
                            video data
wire
        [23:0]
```



```
wire
                                ila_clk
// //generate the CMOS sensor clock and the SDRAM controller clock
// cmos pll cmos pll m0(
//
    .clkin
                              (clk
                                                          ),
//
    .clkout
                               (cmos_clk
                                                            )
//);
mem pll mem pll m0(
    .clkin
                               (clk
                                                          ),
    .clkout
                               (memory clk
                                                       ),
    .clkoutd
                               (ila_clk
                                                         ),
    .lock
                             (DDR_pll_lock
                                                      )
);
Gowin rPLL lcd u Gowin rPLL lcd(
    .clkout
                               (video_clk
                                                         ), //output clkout
    .lock
                                                           ), //output lock
    .clkin
                               (clk
                                                          ) //input clkin
);
//IIC 延时约 1s 复位
reg [31:0] clk delay = 0;
wire iic rst = clk delay != 65 000 000;
always@(posedge video clk, negedge rst n) begin
    if (!rst n) begin
         clk delay = 0;
    end
    else begin
         clk delay \leq (clk delay == 65 000 000)? clk delay : clk delay + 1;
    end
end
iic ctrl#(
    .CLK_FRE
                                  (27)
                                                     ),
    .IIC_FRE
                                 (100)
    .IIC SLAVE REG EX
                                   (1
    .IIC SLAVE ADDR EX
                                    (0)
    .IIC SLAVE ADDR
                                   (16'h78
    .INIT CMD NUM
                                    (303)
    .PIC_PATH
                                  ("init_640x720.txt")
```



```
)iic_ctrl_m0(
    .clk
                               (clk
                                                 ),
                               (~iic_rst
    .rst n
                                               ),
    .iic scl
                              (cmos scl
                                                ),
    .iic_sda
                               (cmos_sda
);
iic_ctrl#(
    .CLK FRE
                                  (27
                                                     ),
    .IIC FRE
                                (100)
    .IIC SLAVE REG EX
                                   (1
                                                      ),
    .IIC_SLAVE_ADDR_EX
                                    (0)
    .IIC SLAVE ADDR
                                   (16'h78
                                                     ),
    .INIT_CMD_NUM
                                    (303)
                                                      ),
    .PIC PATH
                                 ("init 640x360.txt")
)iic ctrl m1(
                               (clk
    .clk
                                                 ),
    .rst n
                               (~iic_rst
                                               ),
                              (cmos1 scl
    .iic_scl
                                                ),
    .iic sda
                               (cmos1 sda
);
iic ctrl#(
    .CLK FRE
                                  (27
                                                     ),
    .IIC FRE
                                (100)
    .IIC SLAVE REG EX
                                   (1
                                                      ),
    .IIC SLAVE ADDR EX
                                    (0)
                                                      ),
    .IIC_SLAVE_ADDR
                                   (16'h78
                                                     ),
    .INIT_CMD_NUM
                                    (303)
                                                      ),
    .PIC_PATH
                                 ("init 640x360.txt")
)iic_ctrl_m2(
    .clk
                               (clk
                                                 ),
                               (~iic rst
    .rst_n
                                               ),
    .iic_scl
                              (cmos2_scl
                                                ),
                               (cmos2 sda
    .iic_sda
);
ov5640_capture_data u_ov5640_capture_data(
    .rst_n
                                    (rst_n
                                                          ),
    .cam pclk
                                     (cmos pclk
                                                           ),
    .cam vsync
                                     (cmos vsync
                                                            ),
                                    (cmos href
    .cam href
                                                           ),
    .cam_data
                                    (cmos_db
                                                            ),
```



```
.cam rst n
                                   (cmos_rst_n
                                                         ),
    .cam pwdn
                                     (cmos pwdn
                                                            ),
    .cmos frame clk
                                   (cmos frame clk
                                                         ),
    .cmos frame vsync
                                   (cmos frame vsync
                                                         ),
    .cmos frame href
                                   (cmos frame href
                                                        ),
    .cmos frame de
                                   (cmos frame de
                                                          ),
    .cmos_frame_data
                                   (cmos_frame_data
                                                         )
);
ov5640 capture data u ov5640 capture data1(
    .rst_n
                                   (rst_n
                                                        ),
                                    (cmos1 pclk
    .cam pclk
                                                          ),
    .cam vsync
                                    (cmos1 vsync
                                                          ),
                                   (cmos1 href
    .cam href
                                                          ),
    .cam data
                                   (cmos1 db
                                                          ),
    .cam rst n
                                   (cmos1 rst n
                                                         ),
    .cam pwdn
                                     (cmos1 pwdn
                                                            ),
    .cmos frame clk
                                   (cmos1 frame clk
                                                         ),
    .cmos_frame_vsync
                                   (cmos1_frame_vsync
                                                         ),
    .cmos frame href
                                   (cmos1 frame href
                                                         ),
    .cmos frame de
                                   (cmos1 frame de
                                                          ),
    .cmos frame data
                                   (cmos1 frame data
                                                         )
);
ov5640 capture data u ov5640 capture data2(
    .rst_n
                                   (rst_n
                                                        ),
                                    (cmos2 pclk
    .cam pclk
                                                          ),
                                    (cmos2 vsync
    .cam vsync
                                                          ),
    .cam href
                                   (cmos2 href
    .cam_data
                                   (cmos2_db
                                                          ),
                                   (cmos2 rst n
    .cam rst n
                                                         ),
    .cam pwdn
                                     (cmos2 pwdn
                                                            ),
    .cmos frame clk
                                   (cmos2 frame clk
                                                         ),
    .cmos frame vsync
                                   (cmos2 frame vsync
                                                         ),
    .cmos frame href
                                   (cmos2 frame href
                                                        ),
    .cmos frame de
                                   (cmos2 frame de
                                                          ),
    .cmos frame data
                                   (cmos2 frame data
                                                         )
);
```



```
video stiching top u video stiching top(
// Cmos port
       .cmos0 clk
                               (cmos frame clk
        .cmos0 vsync
                               (cmos frame vsync
                                                     )
        .cmos0 href
                               (cmos frame href
                                                     )
        .cmos0 clken
                               (cmos_frame_de
                                                     )
        .cmos0 data
   ({cmos frame data[7::8],cmos frame data[15::8],cmos frame data[23::8]})
       .cmos1 clk
                               (cmos1 frame clk
                                                      )
        .cmos1 vsync
                               (cmos1_frame_vsync
                                                      )
        .cmos1 href
                               (cmos1 frame href
                                                      )
        .cmos1 clken
                               (cmos1 frame de
                                                       )
        .cmos1 data
   ({cmos1 frame data[7::8],cmos1 frame data[15::8],cmos1 frame data[23::8]})
       .cmos2 clk
                               (cmos2 frame clk
                                                      )
                               (cmos2 frame vsync
        .cmos2 vsync
        .cmos2 href
                               (cmos2 frame href
                                                      )
        .cmos2 clken
                               (cmos2 frame de
        .cmos2 data
   ({cmos2 frame data[7::8],cmos2 frame data[15::8],cmos2 frame data[23::8]})
// Video port
        .video clk
                                 (video clk
        .video vsync
                                  (video vsync
        .video href
                                 (video href
                                                      )
        .video de
                                  (video de
                                 (video data
        .video data
// DDR native port
        .ref clk
                                 (clk
                                 (rst n
        .sys rst n
        init calib complete
                               (init calib complete)
                                 (memory clk
        .c0_sys_clk
        .c0 sys clk locked
                                 (DDR pll lock
        .ddr addr
                                  (ddr addr
        .ddr bank
                                  (ddr bank
        .ddr_cs
                                  (ddr cs
        .ddr ras
                                  (ddr ras
                                  (ddr_cas
        .ddr_cas
```



```
.ddr_we
                                      (ddr we
         .ddr ck
                                     (ddr ck
                                     (ddr_ck_n
         .ddr_ck_n
         .ddr cke
                                     (ddr cke
         .ddr_odt
                                     (ddr_odt
         .ddr reset n
                                    (ddr reset n
         .ddr_dm
                                      (ddr_dm
         .ddr_dq
                                     (ddr_dq
         .ddr dqs
                                     (ddr_dqs
         .ddr_dqs_n
                                     (ddr_dqs_n
);
//Sil9134
wire[9:0]
                      lut index;
                      lut data;
wire[31:0]
wire
                       clk 100mhz;
                        pll iic locked;
wire
Gowin_rPLL_iic u_Gowin_rPLL_iic(
    .clkout
                 (clk 100mhz), //output clkout
    .lock
                 (pll iic locked), //output lock
    .clkin
                 (clk) //input clkin
);
//I2C master controller
i2c_config i2c_config_m0(
    .rst
                                    (~pll iic locked
                                                                 ),
    .clk
                                     (clk 100mhz
                                                                    ),
    .clk div cnt
                                    (16'd499
    .i2c_addr_2byte
                                    (1'b0)
    .lut_index
                                    (lut_index
    .lut dev addr
                                    (lut data[31:24]
    .lut_reg_addr
                                   (lut_data[23:8]
    .lut reg data
                                   (lut data[7:0]
    .error
                                    (
                                                                    ),
    .done
                                                                     ),
                                     (
    .i2c scl
                                    (hdmi scl
    .i2c sda
                                     (hdmi sda
);
//configure look-up table
lut si9134 lut si9134 m0(
```



```
.lut_index
                                (lut_index
                                                           ),
    .lut data
                                (lut_data
);
assign
       hdmi clk
                             video clk
assign
       hdmi vs
                              video_vsync
                         =
       hdmi hs
                              video_href
assign
assign
       hdmi de
                              video de
assign
       hdmi d
                              video data
       hdmi nreset
                             pll iic locked ;
assign
endmodule
6.2 编码端顶层代码:
module top(
    input
                   sys_clk,
    input
                   rst_n,
    // 视频源输入
    output
                     adv7611_rst_n,
                     adv7611 sda,
    inout
    inout
                     adv7611 scl,
    input
                     adv7611 hs,
    input
                     adv7611 vs,
    input
                     adv7611 de,
    input
                     adv7611_pclk,
    input
           [15:0]
                    adv7611_data,
    //环出模块
                   hdmi clk p ,hdmi clk n ,
    output
                   hdmi_data_p,hdmi_data_n,
    output [2:0]
   // 串口监测端口
    output
                   ws2812_io,
   // GMII 输出
    output
                   GMII_RST_N,
                   GMII_GTXCLK,
    output
    output
                   GMII TXEN,
    output
                   GMII TXER,
                   GMII_TXD
    output [7:0]
    );
```



```
接收模块
                                           assign adv7611 rst n = rst n;
          adv7611 lut index;
wire[9:0]
          adv7611 lut data;
wire[31:0]
wire
          cfg done,cfg error;
i2c config i2c config m0(
 .rst n
                  (rst n
                                          ),
 .clk
                  (sys clk
                 (16'd270
 .clk div cnt
 .i2c addr 2byte
                 (1'b0)
 .lut index
                 (adv7611 lut index
                 (adv7611 lut data[31:24]
 .lut dev addr
 .lut reg addr
                 (adv7611 lut data[23:8]
                                       ),
 .lut reg data
                 (adv7611 lut data[7:0]
                                       ),
 .error
                  (cfg error
                                         ),
                   (cfg done
 .done
                                           ),
 .i2c_scl
                  (adv7611 scl
 .i2c sda
                  (adv7611 sda
);
lut adv7611 lut adv7611 m0(
 .lut index
                 (adv7611 lut index
                                         ),
 .lut data
                 (adv7611 lut data
                                        )
);
wire [7:0] video rd data;
wire
         video rd en;
            test de;
reg
      [15:0] test data;
reg
always@(posedge adv7611 pclk)begin
   test de <= adv7611 de;
   test data <= adv7611 data;
end
video recive video recive m0(
   .Reset
               (adv7611 vs
                               ),
```



```
.video clk
              (adv7611 pclk
                         ),
  .video de
              (test de
  .video data
  ({test data[13:11],test data[15:14],test data[6:5],test data[10:7],test data[2:0],te
st data[4:3]),
  .video rd clk
              (GMII GTXCLK
                            ),
  .video rd rdy
              (video rd rdy
                         ),
  .video rd en
              (video rd en
                         ),
  .video rd data
              (video rd data
  );
压缩模块
//未使用
发送模块
parameter DATA SIZE = 16'D1442; // 2 字节编号 + 1440 字节数据
assign GMII RST N = rst n;
GMII pll GMII pll m0(
  .clkin
         (sys clk
  .clkout
         (GMII GTXCLK
                     ) // 125MHz
  );
wire send start;
assign send start
           = video rd rdy; // video rd num >= 1440;//(DATA SIZE - 2);
//当存满的数据足够一次发送,就开始发送(-2 编号字节)
GMII send #(
                                   ),//开发板 MAC 地
  .BOARD MAC
              (48'h00 11 22 33 44 55
址
           ({8'd192,8'd168,8'd2,8'd123}),//开发板 IP 地址
  .BOARD IP
  .BOARD PORT (16'd8000
                              ),
  .DES MAC
           (48'hff ff ff ff ff
                              ),//目的 MAC 地址
         ({8'd192,8'd168,8'd2,8'd102}
                            ),//目的 IP 地址
  .DES IP
  .DES PORT
           (16'd8001
                              ), //DES PORT
```



```
) // 数据包长度
  .DATA SIZE
             (DATA SIZE
50~1500 B
  )GMII send m0(
  .rst n
                (rst n
                             ),
                (sys clk
  .sys clk
  .frame rst
                (adv7611 vs
             (send start
  .send start
                        ),
  .fifo send req
                (video rd en
                             ),
  .fifo send data (video rd data
                           ),
  .GMII GTXCLK
                   (GMII GTXCLK
                                   ),
                   (GMII TXD
  .GMII TXD
                                   ),
                   (GMII TXEN
  .GMII TXEN
                                   ),
  .GMII TXER
                   (GMII TXER
  );
环出模块
DVI TX Top your instance name(
  .I rst n
             (rst n
                                ), //input I rst n
                (adv7611 pclk
  .I rgb clk
                                   ), //input I rgb clk
  .I rgb vs
                (adv7611 vs
                                   ), //input I rgb vs
  .I rgb hs
                (adv7611 hs
                                   ), //input I rgb hs
  .I_rgb_de
                (adv7611 de
                                   ), //input I rgb de
  .I rgb r
             ({adv7611 data[15:11],3'd0} ), //input [7:0] I rgb r
             ({adv7611 data[10: 5],2'd0} ), //input [7:0] I rgb g
  .I rgb g
             ({adv7611 data[ 4: 0],3'd0} ), //input [7:0] I rgb b
  .I rgb b
                                   ), //output O tmds clk p
  .O tmds clk p
                (hdmi clk p
  .O_tmds_clk_n
                (hdmi clk n
                                   ), //output O_tmds_clk_n
  .O tmds data p
                (hdmi data p
                                   ),
                                         //output
                                                  [2:0]
O tmds data p
  .O tmds data n
                (hdmi data n
                                        //output
                                                  [2:0]
O tmds data n
);
监测模块
```

