What are the sliderules?

The sliderules are information-dense spreadsheets about the RISC-V instruction set (RV32IMAC for now).

They have been designed as didactic tools with one extremely specific usecase in mind.

Enabling a student to manually:

- quiclky encode assembly into binary machine language (a2b "Encoder" Sliderule)
- quickly decode binary machine language into assembly (b2a "Decoder" Sliderule)

How to read the a2b "Encoder" Sliderule?

The a2b "Encoder" Sliderule quickly retrieves the binary form of any assembly instruction at hand.

The Sliderule is read starting from column K, where all the instructions and pseudoinstructions can be found in alphabetical order.

On the immediate right is the assembly syntax rule.

- On the left is some description and classification of the instruction.

- On the far right there is the actual encoding bit by bit, with immediate encoding specified under the instruction encoding.

How to read the b2a "Decoder" Sliderule?

The b2a "Decoder" Sliderule quickly retrieves the exact assembly instruction (or just its type and format) from any valid machine instruction in binary form.

The binary is intended to be read from lsb to msb and the Sliderule is read starting from column AF (corresponding to the lsb of the instruction). Here is what can be retreived:

OPTION 1 - Retrieve the instruction type and format from the "Simple View"

This is done in the first section of the sheet called "Simple View" and uses only the opcode of the instructions.

The instructions are ordered with a precise rationale: you will find all instructions with lsb equal to 0 (column AF) and below all the instructions with lsb==1. Within each block, you will find first all instruction with the second bit equal to 0 (next column on the left, column AE) and below all instructions with the second bit equal to 1. So on for all the opcode bits.

Once the matching opcode is found, horizontally the following information can be seen:

- on the left, the structure of the instruction type and immediate encoding

- on the right, extension, quadrant, type and description of the opcode

ATTENTION: for the C extension, the ordering of the instructions follows the first two bits and the last three instead of the bits in order: that is instead of checking columns sequentially to the left (AF, AE, AD, AC...) the order should be AF, AE, S, R, Q.

OPTION 2 - Retrieve the exact instruction from the "Exploded View

This is done in the second section of the sheet called "Exploded View" and uses all the bits of the instruction.

The instructions are ordered with a precise rationale: you will find all instructions with lsb equal to 0 (column AF) and below all the instructions with lsb==1. Within each block, you will find first all instruction with the second bit equal to 0 (next column on the left, column AE) and below all instructions with the second bit equal to 1. So on for all the bits within the limit of the structure of the instructions. This is so to reach the correct approximate area of the sheet quickly for any given researched instruction. Once the matching instruction is found, horizontally the following information can be seen:

- on the left, the structure of the instruction type and immediate encoding

- on the right, type, assembly format and description of the instruction

ATTENTION: for the C extension, the ordering of the instructions follows the first two bits and the last three instead of the bits in order: that is instead of checking columns sequentially to the left (AF, AE, AD, AC...) the order should be AF, AE, S, R, Q.

How can one contribute?

OPTION 1 - Directly modify

Just make a modification or fix an existing error (this requires write access, see option 3), update the version number (top right of each sliderule)

and feel free to add yourself to the contributors list (left of version number).

OPTION 2 - Report an Error

Just use the "Error Reporting" sheet to report an error, I will fix it as soon as possible. (this requires write access, see option 3)

OPTION 3 - Email

For anything else (write access request included), just drop me an email at magi.wanders@gmail.com (Simone Shawn Cazzaniga)

What is the future vision?

Doing things in Google Sheets is rather cumbersome and time consuming, even if with big advantages.

The future of this project, aside than containing the full RISC-V instruction set is to:

- Become version controllable (git/github)

- Have a unified encoded database from which to render directly in latex all the possibly needed tables and sliderules.

Please message me at magi.wanders@gmail.com if you have the knowledge to work on such things or even just for advice on how to do it.

CC BY-SA 4.0 (Attribution-ShareAlike 4.0 International)

5-bit Sencoding (rx) 5-bit Compressed Encoding (rx')		Register Name	ABI Name	Description	Saved by calle-	
0	-	х0	0	hardwired zero	-	
1	-	x1	ra	return address	-R	
2	-	x2	sp	stack pointer	-E	
3	-	х3	gp	global pointer	-	
4	-	x4	tp	thread pointer	-	
5	-	x5	t0	temporary register 0	-R	
6	-	х6	t1	temporary register 1	-R	
7	-	x7	t2	temporary register 2	-R	
8	0	x8	s0 / fp	saved register 0 / frame pointer	-E	
9	1	x9	s1	saved register 1	-E	
10	2	x10	a0	function argument 0 / return value 0	-R	
11	3	x11	a1	function argument 1 / return value 1	-R	
12	4	x12	a2	function argument 2	-R	
13	5	x13	a3	function argument 3	-R	
14	6	x14	a4	function argument 4	-R	
15	7	x15	a5	function argument 5	-R	
16	-	x16	a6	function argument 6	-R	
17	-	x17	а7	function argument 7	-R	
18	-	x18	s2	saved register 2	-E	
19	-	x19	s3	saved register 3	-E	
20	-	x20	s4	saved register 4	-E	
21	-	x21	s5	saved register 5	-E	
22	-	x22	s6	saved register 6	-E	
23	-	x23	s7	saved register 7	-E	
24	-	x24	s8	saved register 8	-E	
25	-	x25	s9	saved register 9	-E	
26	-	x26	s10	saved register 10	-E	
27	-	x27	s11	saved register 11	-E	
28	-	x28	t3	temporary register 3	-R	
29	-	x29	t4	temporary register 4	-R	
30	-	x30	t5	temporary register 5	-R	
31	_	x31	t6	temporary register 6	-R	

RV32IMAC Instruction Set "Sliderule" Encoder Designed to be printed on A3 Contributors: Simone Shawn Cazzaniga (magiwanders@github | www.magiwanders.com). v0.0.3 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Type Explanation Extension Type Description Assambly instruction opcode rd = rs1 + rs2 R Add add rd, rs1, rs2 - 0 - - - - rs2 rs1 0 0 0 0 1 1 0 0 1 1 rs 0 0 0 rd 0 0 1 0 0 1 1 Add Immediate rd = rs + imm addi rd, rs, Atomic Add rd <- M[rs1] + rs2; rd -> M[rs1] amoadd.v rd, rs1, rs2 0 0 aq rl rs2 rs1 0 1 0 rd 0 1 0 1 1 1 1 Atomic And rd <- M[rs1] & rs2; rd -> M[rs1] rs1 0 1 0 Α amoand.v rd, rs1, rs2 Α Atomic Max rd <- max(M[rs1], rs2); rd -> M[rs1] amomax.w rd, rs1, rs2 ag rl rs2 rs1 0 1 0 0 1 0 Atomic Min rd <- min(M[rs1], rs2) : rd -> M[rs1] amomin.w rd. rs1. rs2 ag ri rs2 rs1 Α Α Atomic Or rd <- M[rs1] | rs2 : rd -> M[rs1] amoor w rd rs1 rs2 0 ag rl rs2 rs1 0 1 0 Α Atomic Swap rd <- M[rs1]; swap(rd, rs2); rd -> M[rs1] rd, rs1, rs2 0 0 1 ag rl rs2 rs1 0 1 0 amoswap.w Α R Atomic Xor rd <- M[rs1] ^ rs2; rd -> M[rs1] rd re1 re2 0 0 1 0 0 aq rl re2 rs1 0 1 0 amovorw rs1 rd = rs1 & rs2 rs2 1 1 1 rd 0 1 1 0 0 1 1 And and rd. rs1. rs2 - 0 - - - rs1 1 1 1 rd 0 0 1 0 0 1 1 And Immediate rd = rs1 & imm andi rd, rs1 imm - m1 -0 0 1 0 1 1 1 imm1 rd U Add Upper Immediate to PC rd = PC + imm << 12 rd, - 0 imm2 rs2 rs1 0 0 0 m1 1 1 0 0 0 1 1 В **Branch if Equal** if rs1 == rs2: PC+=imm rs1, rs2 bea 0 0 0 0 0 0 0 0 m1 1 1 0 0 0 1 1 m2 rs imm1 imm2 **PSEUDO** В Branch if Zero beq rs, x0, imm beaz rs. imm m2 rs2 rs1 1 0 1 m1 1 1 0 0 0 1 1 imm2 imm1 В Branch if Greater or Equal if (rs1 >= rs2) ^ (rs1[31] != rs2[31]): PC+=imm bge rs1 rs2 imm - m2 imm2 imm1 m2 1 1 1 m1 1 1 0 0 0 1 1 imm2 rs2 rs1 imm1 R Branch if Unsigned is Greater or Equal if re1 >= re2: PC+=imm bgeu re1 re2 imm - m2 imm2 imm1 0 0 0 0 0 1 0 1 m2 rs1 m1 1 1 0 0 0 1 1 imm2 imm1 В Branch if Zero or Greater bge rs x0 imm baez rs, imm - m2 imm1 1 0 0 m2 imm2 rs1 rs2 m1 1 1 0 0 0 1 1 В Branch if Greater blt rs2, rs1, imm bgt rs1, rs2, imm - m2 m2 imm2 rs1 rs2 1 1 0 m1 1 1 0 0 0 1 1 **PSEUDO** В Branch if Unsigned is Greater rs2, rs1, imm bgtu rs1, rs2, imm 0 0 0 0 0 m2 imm2 rs 1 0 0 m1 1 1 0 0 0 1 1 В Branch if Greater Than Zero blt x0. rs. imm batz rs. imm m2 rs2 1 0 1 m1 1 1 0 0 0 1 1 imm2 rs1 imm1 **PSEUDO** В Branch if Less or Equal rs2, rs1, imm ble rs1, rs2, bge imm - m2 m2 rs2 1 1 1 m1 1 1 0 0 0 1 1 imm2 rs1 imm1 PSEUDO В Branch if Unsigned is Less or Equal rs2 rs1 imm bleu rs1 rs2 baeu - m2 imm m2 0 0 0 0 0 1 0 1 m1 1 1 0 0 0 1 1 imm2 rs imm1 В Branch if Zero or Less x0. rs. imm hlaz bge rs, imm - m2 m2 1 0 0 m1 1 1 0 0 0 1 1 imm2 rs2 rs1 В if (rs1 < rs2) ^ (rs1[31] != rs2[31]): PC+=imm - 1 Branch if Less Than rs1, rs2 m2 imm2 0 0 0 0 0 1 0 0 m1 1 1 0 0 0 1 1 **PSEUDO** Branch if Less Than Zero blt bltz rs. x0. imm rs. m1 1 1 0 0 0 1 1 rs2 rs1 1 1 0 Branch if Unsigned is Less Than if rs1 < rs2: PC+=imm rs1, rs2 0 0 1 m2 imm2 rs2 rs1 imm1 m1 1 1 0 0 0 1 1 1 В Branch if Not Equal if rs1 != rs2: PC+=imm bne rs1. rs2 imm m2 imm2 0 0 0 0 0 rs 0 0 1 imm1 m1 1 1 0 0 0 1 1 **PSFUDO** Branch if Not Zero bne rs, x0, imm bnez rs, imm m1 rd, rs CR Compressed Add add rd. rd. rs c.add 0 0 rd != 0 rs != 0 1 0 С rd += rs 0 0 0 m1 rd != 0 0 1 CI C Compressed Add Immediate addi rd rd nzimm rd += nzimm c addi rd imm (sign extend) _ m1 _ 0 0 0 imm2 m2 m1 rd' 0 0 С CIW Compressed Add imm*4 to SP rd', x2, 4*imm rd' = sp + nzuimm = sp + 4*imm c.addi4spr 4 * imm = nzuimm imm2 m1 m2 imm1 С CA rd,rs1 0 0 0 1 1 rd' rs2' Compressed And rd', rd', rs2' rd' &= rs2' c.and 0 1 1 0 0 m1 1 0 rd' 0 1 СВ С Compressed And Immediate rd', rd', imm rd &= imm c.andi rd andi imm imm1 1 1 0 m1 imm3 rs1' imm2 imm1 m2 0 1 СВ С Compessed Branch if EQual to Zero bea rs1', x0, offset if (rs1' == x0) PC += offset c.beaz rs1 (msb extended) - m1 imm << 1 = offset m1 imm2 m2 imm3 imm1 1 1 1 m1 imm3 rs1' imm2 imm1 m2 0 1 СВ Compressed Branch if Not Equal to Zero С if (rs1' != x0) PC += offset c.bnez rs1', x0, offset rs1' (msb extended) imm << 1 = offset m1 imm2 m2 imm3 imm1

RV32IMAC

Instruction Set "Sliderule" Encoder

Designed to be printed on A3 Contributors: Simone Shawn Cazzaniga (magiwanders.com), v0.0.3

Designed to be printed of As Continuous Shawn Cazzaning (magiwanuers@ginitio) www.nagiwanuers.com),														
				Туре						31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
Extension	Type	Description	Explanation			Assembly		instuction				opcode		
С	CR	Compressed Environment Break		Transfer Control back to Debug Environment		c.ebreak						1 0 0 1	- 0 -	-0- 1 0
												1 0 1 m1 r	m2 imm2 m3 m	4 m5 imm1 m6 0 1
С	CJ	Compressed Jump	jal	x0, offset	PC += offset	c.j		offset				- m1 -	m3 imm2 m	5 m4 m6 m2 m2 0
												0 0 1 m1 r	m2 imm2 m3 m	
С	CJ	Compressed Jump and Link	jal	x1, offset	rd = PC + 2 ; PC += offset	c.jal		offset				- m1 -	m3 imm2 m	
С	CD	Compressed Jump and Link Register	inle	d O(==d)		a ialu					_			
	CR		jalr	x1, 0(rs1)	ra = PC + 2; PC = rs1	c.jalr		rs1					rs1 != 0	
С	CR	Compressed Jump Register	jalr	x0, 0(rs1)	PC = rs1	c.jr		rd,rs1				1 0 0 0	rs1 != 0	-0- 1 0
С	CI	Compressed Load Immediate	addi	rd, x0, imm	rd = imm	c.li		rd, imm				0 1 0 m1	rd != 0	imm1 0 1
ŭ l	0.	Compressed Estat Immoditate	444	14, 70, 11111	10				imm				- m1 -	imm1
												0 1 1 m1	rd != 0, 2	imm1 0 1
С	CI	Compressed Load Upper Immediate	lui	rd, nzimm	rd = imm << 12 (zero extends)	c.lui		rd, imm	(msb extend)			imm		
									imm<<12 = nzimm	- m1 -	m1	imm1		- 0 -
													nm rs1'	m2 m1 rd' 0 0
С	CL	Load Word	lw	rd, offset(rs1')	rd' <- M[rs1' + offset]	c.lw	rd'		(rs1')					imm
0	OL	Load Word	IVV	iu, oliset(is i)	id <- in[181 / Oilset]	C.IW	Iu	4 * imm = offset	(131)			-	0 -	-0-
														m1 imm m2
												0 1 0 m1	rd	imm2 imm1 1 0
С	CI	Compressed Load Word from SP	lw	rd, offset(x2)	rd <- M[sp + offset]	c.lwsp		rd,	4 * imm = offset			- 0 -		imm - 0 -
												, i	i	mm1 m1 imm2
С	CR	Compressed Move	add	rd, x0, rs	rd = rs	c.mv		rd,rs				1 0 0 0	rd != 0	rs != 0 1 0
С	CI	Compressed No OPeration		Literally	do nothing.	c.nop						0 0 0 0	- 0 -	-0- 0 1
С	CA	Compressed Or	or	rd', rd', rs2'	rd' = rs2'	c.or		rd,rs1				1 0 0 0	1 1 rd'	1 0 rs2' 0 1
		·										0 0 0 0	rd != 0	imm 1 0
С	CI	Compressed Shift Left Logical Immediate	slli	rd, rd, shamt	rd = rd <<0 shamt	c.slli		rd,	shamt				-0-	0 imm
									Siluilit			1 0 0 0		imm 0 1
С	CB	Compressed Shift Right Arithmetic Immediate	srai	rd', rd'. shamt	rd = rd (msb)>> shamt	c.srai		rd	-11			1 0 0 0		
									shamt				- 0 -	0 imm
С	СВ	Compressed Shift Right Logical Immediate	srli	rd', rd'. shamt	rd = rd (zero)>> shamt	c.srli		rd				1 0 0 0		imm 0 1
				,	10 10 (2010) 0112111				shamt				- 0 -	0 imm
С	CA	Compressed Subtract	sub	rd', rd', rs2'	rd' -= rs2'	c.sub		rd,rs1				1 0 0 0	1 1 rd'	0 0 rs2' 0 1
												1 1 0 im	nm1 rs1'	m2 m1 rs2' 0 0
С	CSS	Compressed Store Word	sw	rs1', offset(rs2')	rs2' -> M[rs1' + offset]	c.sw	rs1',		(rs2')					imm
		, , , , , , , , , , , , , , , , , , ,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			'	4 * imm = offset	(- ,			-	0 -	m1 imm1 m2 - 0 -
												1 1 0	imm2 imm1	
С	CSS	Compressed Store Word to SP	0111	rd, offset(x2)	rs2' -> M[sp + offset]	o owen		rd.				1 1 0	1111112	imm
C	CSS	Compressed Store Word to SP	SW	iu, onset(xz)	192 -> Mil sp + Oliset j	c.swsp		rd,	4 * imm = offset			- 0 -		- 0 -
_														mm1 imm2
С	CA	Compressed Xor	xor	rd', rd', rs2'	rd' ^= rs2'	c.xor		rd,rs1				1 0 0 0		0 1 rs2' 0 1
PSEUDO	1	Call Far-Away Subroutine		auipc x1, imm[31:12]		call		imm		imm[31:12]			0 0 0 0 1	0 0 1 0 1 1 1
(multiple)	,		jalr	jalr x1, x1, imm[11:0]		ou				imm[11:0]	0 0 0 0	1 0 0 0	0 0 0 0 1	1 1 0 0 1 1 1
M	R	Divide		rd = 1	rs1 / rs2	div		rd, rs1, rs2		1 rs2	rs1	1 0 0	rd	0 1 1 0 0 1 1
M	R	Divide Unsigned		rd = rs1 / (unsigned) rs2		divu		rd, rs1, rs2		1 rs2	rs1	1 0 1	rd	0 1 1 0 0 1 1
1	1	Environment Break		Transfer Control back to Debug Environment		ebreak				1	rs1	0 0 0	rd	1 1 1 0 0 1 1
1	1	Environment Call		Transfer Control to Execution Environment		ecall				0	rs1	0 0 0	rd	1 1 1 0 0 1 1
				Transist Control to Exception Environment						m2 imm2 m				1 1 0 1 1 1
PSEUDO	J	Jump	jal		x0, imm	j		imm		- m2 -	imm		n1	imm2 0
1	J	Jump and Link		rd = PC + 4	; PC += imm	jal		rd,		m2 imm2 m			rd	1 1 0 1 1 1
									imm	- m2 -	imm		n1	imm2 0
PSEUDO	J	Jump and Link	jal		x1, imm	jal				m2 imm2 m	1 imm			1 1 0 1 1 1
	·	vamp and Ellik	Jul		,	,41		imm		- m2 -	imm	1 r	m1	imm2 0
		luma and Link Decistor			DC4 : i	into		and mad		m imm1	rs1	0 0 0	rd	1 1 0 0 1 1 1
	1	Jump and Link Register		ra = PC + 4;	PC = rs1 + imm	jalr		rd, rs1,	imm	- m -				imm1
PSEUDO	1	Jump and Link Register	jalr		x1, rs, 0	jalr		rs		- 0 -	rs	0 0 0	0 0 0 0 1	1 1 0 0 1 1 1
PSEUDO	1	Jump Register	jalr		x0, rs, 0	ir		rs		- 0 -	rs	0 0 0		
		Camp Adglotos	auipc		rd, imm[31:12]			,,		imm[31:12]	19		rd	0 0 1 0 1 1 1
PSEUDO (multiple)	1	Load Address				la		rd, imm				0 0 0	rd	
(maniple)			addi	re	d, rd, imm[11:0]					imm[11:0]	rd	0 0 0		0 0 1 0 0 1 1
1	1	Load Byte		rd[7:0] <- M	I[rs+imm][7:0]	lb	rd,		(rs)	m1 imm1	rs1	0 0 0	rd	0 0 0 0 0 1 1
								imm	,	- m1 -				imm1
PSEUDO (multiple)	,	Load Global Byte (imm more than 12bit)	auipc		rd, imm[31:12]	lb		rd, imm		imm[31:12]			rd	0 0 1 0 1 1 1
(multiple)	'	Load Global Byte (IIIIIII more than 12bit)	lb	ro	d, imm[11:0](rd)	ID ID		ra, imm		imm[11:0]	rs1	0 0 0	rd	0 0 0 0 0 1 1
									, .	m1 imm1	rs1	1 0 0	rd	0 0 0 0 0 1 1
1	1	Load Unsigned Byte		rd[7:0] <- M	[rs+uimm][7:0]	lbu	rd,	imm	(rs)	- m1 -				imm1
										m1 imm1	rs1	0 0 1	rd	0 0 0 0 0 1 1
1	1	Load Half Word		rd[15:0] <- M	1[rs+imm][15:0]	lh	rd,	imm	(rs)	- m1 -	191		.u	imm1
DOELING			auino		rd, imm[31:12]								rd	
PSEUDO (multiple)	1	Load Global Half Word (imm more than 12bit)	auipc			lh		rd, imm		imm[31:12]			rd	0 0 1 0 1 1 1
(multiple)			lh	rc	d, imm[11:0](rd)					imm[11:0]	rs1	0 0 1	rd	0 0 0 0 1 1

RV32IMAC Instruction Set "Sliderule" Encoder Designed to be printed on A3 Contributors: Simone Shawn Cazzaniga (magiwanders@github | www.magiwanders.com). v0.0.3 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Type Description Explanation Extension Type Assembly instruction opcode rs1 1 0 1 rd 0 0 0 0 0 1 1 Load Unsigned Half Word rd[15:0] <- M[rs+uimm][15:0] rd. (rs) - m1 -Load Reserved rd <- M[rs1]; Reserve M[rs1] rd, rs1 0 0 0 1 0 aq rl rs2 rs1 0 1 0 0 1 0 1 1 1 1 Α rd 0 1 1 0 1 1 1 U Load Upper Immediate lui rd, rd = imm << 12 rs 0 1 0 rd 0 0 0 0 0 1 1 m1 imm1 Load Word rd[31:0] <- M[rs+imm][31:0] lw rd (rs) auipc rd. imm[31:12] imm[31:12] rd 0 0 1 0 1 1 1 Load Global Word (imm more than 12bit) lw rd. imm (multiple) lw rd, imm[11:0](rd) imm[11:01 rs 0 1 0 rd 0 0 0 0 0 1 1 - 1 R Or rd = rs1 | rs2 rd re1 re2 re2 rs1 1 1 0 rd 0 1 1 0 0 1 1 or 1 1 0 0 0 1 0 0 1 1 rs1 rd Or Immediate rd = rs1 | imm ori rd. rs1 imm - m1 М 0 0 0 0 1 1 0 0 1 1 Multiply Signed x Signed rd = (signed)rs1 * (signed)rs2 mul rd. rs1. rs2 rs2 rs1 rd M Multiply High Signed x Signed rs2 0 0 1 0 0 1 1 rd = { (signed)rs1 * (signed)rs2 }[63:32] mulh rd. rs1, rs2 rs1 rd М Multiply High Signed x Unsigned rd = (signed)rs1 * (unsigned)rs2 mulhsu rd, rs1, rs2 rs2 rs1 0 1 0 rd 0 1 1 М Multiply High Unsigned x Unsigned rd = rs1 % rs2 rd, rs1, rs2 rs2 rs1 0 1 1 0 1 1 0 0 0 Move Register addi rd. rs. 0 - 0 rs mv rd, rs 0 0 2's Complement sub rd x0 rs rd. rs rs neg **PSFUDO** No OPeration addi x0. x0. 0 - 0 -- 0 -0 0 - 0 nor PSEUDO 1's Complement xori rd, rs, -1 not -1rs 1 0 rd. rs М Remainder rd = rs1 % rs2 rem rd. rs1. rs2 rs2 rs1 М Reminder Unsigned rd = rs1 % (unsigned) rs2 rd. rs1. rs2 rs2 rs1 1 1 1 0 1 1 remu Return from Subroutine x0, x1, 0 - 0 -0 0 0 0 0 0 0 0 0 **PSFUDO** jalr ret 0 0 0 m2 imm2 rs2 0 1 0 0 0 1 1 S Store Byte rs2[7:0] -> M[rs1+imm][7:0] sh rs1, (rs2) - m2 rt. imm[31:12] imm[31:12] **PSEUDO** auipc rt 0 1 1 1 Store Global Byte (imm more than 12bit) sb rd. imm(rt) (multiple) sb rd, imm[11:0](rt) imm[11:5] rd 0 0 0 0 0 1 1 Α R Store Conditional if reserved { M[rs1] = rs2; rd=0} else {rd=1} rd, rs1, rs2 0 0 0 1 1 ag rl rs2 rs1 0 1 0 rd Set if = zero sltiu rd, rs, 1 rd. rs rs 0 1 1 0 0 1 0 0 1 1 PSEUDO slt - 0 -0 1 1 0 0 1 1 Set if > zero rd, x0, rs sgtz rd, rs - 0 - - - - -0 1 0 rs rs2 rs1 0 0 1 imm1 0 1 0 0 0 1 1 m2 imm2 Store Half Word rs2[15:0] -> M[rs1+imm][15:0] (rs2) rs1, - m2 rt, imm[31:12] imm[31:12] **PSELIDO** auipc rt Store Global Half Word (imm more than 12bit) sh rd. imm(rt) (multiple) sh rd. imm[11:0](rt) imm[11:5] rd 0 0 1 imm[4:01 0 1 0 0 0 1 1 rt R Shift Left Logical rd = rs1 << (zero extends) rs2 sII rd. rs1. rs2 rs2 rs1 0 0 1 rd 0 1 1 0 0 1 1 Shift Left Logical Immediate slli - 0 - - - rs1 0 0 1 0 0 1 0 0 1 1 rd = rs1 << (zero extends) imm_sh rd, rs1, imm_sh rd imm sh R Set Less Than { 31'b0, (rs1[31] == rs2[31]) ? (rs1<rs2) : (rs1[31]) } rs1 0 1 0 rd 0 1 1 0 0 1 1 slt rd. rs1. rs2 rs2 0 1 0 rs1 rd 0 0 1 0 0 1 1 { 31'b0, (rs1[31] == imm[31]) ? (rs1<imm) : (rs1[31]) } Set Less Than Immediate rd, rs1 imm - m1 rs1 0 1 1 rd 0 0 1 0 0 1 1 Set Less Than Unsigned Immediate { 31'b0, rs1 < imm } sltiu rd, rs1 Set Less Than Unsigned { 31'b0, rs1 < rs2 } rd, rs1, rs2 rs2 rs1 rd 1 0 0 1 1 SEUDO Set if < zero 0 - 0 -0 1 0 0 1 1 rd, rs rs PSEUDO - 0 -Set if not = zero sltu rd, x0, rs rd, rs - 0 rs 0 1 1 snez Shift Right Arithmetic rd = rs1 (msb extends) >> rs2 sra rd, rs1, rs2 rs2 rs1 1 0 1 Shift Right Arithmetic Immediate rd = rs1 (msb extends) >> imm sh srai rd, rs1, imm_sh - 1 - - - imm sh rs1 1 0 1 R Shift Right Logical rd = rs1 (zero extends) >> rs2 srl rd. rs1, rs2 rs2 rs1 1 0 1 Shift Right Logical Immediate rd = rs1 (zero extends) >> imm sh srli - 0 - - - rs1 1 0 1 imm_sh 0 rd, rs1, imm_sh R rs1 rd Subtract rd = rs1 - rs2 0 0 0 1 0 0 1 1 sub rd, rs1, rs2 - 1 - - - - rs2 rs2 rs1 0 1 0 0 1 0 0 0 1 1 s Store Word rs2[31:0] -> M[rs1+imm][31:0] (rs2) imm - m2 imm[31:12] PSEUDO auipc rt, imm[31:12] Store Global Word (imm more than 12bit) sw rd, imm(rt) (multiple) rd, imm[11:0](rt) imm[11:5] rd 0 1 0 imm[31:12] auipc x6, imm[31:12] **PSEUDO** Tail Call Far-Away Subroutine tail imm (multiple) x0. x6. imm[11:0] 0 0 1 1 0 0 0 0 0 0 0 0 1 jalr R Xor rd = rs1 & rs2 xor rd, rs1, rs2 0 - - - rs2 rs1 1 0 0 0 1 1 0 0 1 1

rd, rs1,

This sliderule is and should remain open source, and thus comes with ABSOLUTELY NO WARRANTY, to the extent permitted by applicable law

Xor Immediate

rd = rs1 ^ imm

1 0 0

rs1

- m1 -

0 0 1 0 0 1 1

imm1



