

What are the sliderules?

The sliderules are information-dense spreadsheets about the RISC-V instruction set (RV32IMAC for now).
They have been designed as didactic tools with one extremely specific usecase in mind.
Enabling a student to manually:

- quickly encode assembly into binary machine language (**a2b "Encoder" Sliderule**)
- quickly decode binary machine language into assembly (**b2a "Decoder" Sliderule**)

How to read the a2b "Encoder" Sliderule?

The a2b "Encoder" Sliderule quickly retrieves the binary form of any assembly instruction at hand.

The Sliderule is read starting from **column K**, where all the instructions and pseudoinstructions can be found in alphabetical order.

- On the immediate right is the assembly syntax rule.
- On the left is some description and classification of the instruction.
- On the far right there is the actual encoding bit by bit, with immediate encoding specified under the instruction encoding.

How to read the b2a "Decoder" Sliderule?

The b2a "Decoder" Sliderule quickly retrieves the exact assembly instruction (or just its type and format) from any valid machine instruction in binary form.

The binary is intended to be read from lsb to msb and the Sliderule is read starting from **column AF** (corresponding to the lsb of the instruction).
Here is what can be retrieved:

OPTION 1 - Retrieve the instruction type and format from the "Simple View"

This is done in the first section of the sheet called "Simple View" and uses only the **opcode** of the instructions.

The instructions are ordered with a precise rationale: you will find all instructions with lsb equal to 0 (column AF) and below all the instructions with lsb==1.
Within each block, you will find first all instruction with the second bit equal to 0 (next column on the left, column AE) and below all instructions with the second bit equal to 1.
So on for all the opcode bits.

Once the matching opcode is found, horizontally the following information can be seen:

- on the left, the structure of the instruction type and immediate encoding
- on the right, extension, quadrant, type and description of the opcode

ATTENTION: for the C extension, the ordering of the instructions follows the first two bits and the last three instead of the bits in order: that is instead of checking columns sequentially to the left (AF, AE, AD, AC...) the order should be AF, AE, S, R, Q.

OPTION 2 - Retrieve the exact instruction from the "Exploded View"

This is done in the second section of the sheet called "Exploded View" and uses **all the bits** of the instruction.

The instructions are ordered with a precise rationale: you will find all instructions with lsb equal to 0 (column AF) and below all the instructions with lsb==1.
Within each block, you will find first all instruction with the second bit equal to 0 (next column on the left, column AE) and below all instructions with the second bit equal to 1.
So on for all the bits within the limit of the structure of the instructions. This is so to reach the correct approximate area of the sheet quickly for any given researched instruction.

Once the matching instruction is found, horizontally the following information can be seen:

- on the left, the structure of the instruction type and immediate encoding
- on the right, type, assembly format and description of the instruction

ATTENTION: for the C extension, the ordering of the instructions follows the first two bits and the last three instead of the bits in order: that is instead of checking columns sequentially to the left (AF, AE, AD, AC...) the order should be AF, AE, S, R, Q.

How can one contribute?

OPTION 1 - Directly modify

Just make a modification or fix an existing error (this requires write access, see option 3),
update the version number (top right of each sliderule)
and feel free to add yourself to the contributors list (left of version number).

OPTION 2 - Report an Error

Just use the "Error Reporting" sheet to report an error, I will fix it as soon as possible. (this requires write access, see option 3)

OPTION 3 - Email

For anything else (write access request included), just drop me an email at magi.wanders@gmail.com (Simone Shawn Cazzaniga)

What is the future vision?

Doing things in Google Sheets is rather cumbersome and time consuming, even if with big advantages.

The future of this project, aside than containing the full RISC-V instruction set is to:

- Become version controllable (git/github)
 - Have a unified encoded database from which to render directly in latex all the possibly needed tables and sliderules.
- Please message me at magi.wanders@gmail.com if you have the knowledge to work on such things or even just for advice on how to do it.

CC BY-SA 4.0 (Attribution-ShareAlike 4.0 International)

5-bit Encoding (rx)	3-bit Compressed Encoding (rx')	Register Name	ABI Name	Description	Saved by calle-
0	-	x0	0	hardwired zero	-
1	-	x1	ra	return address	-R
2	-	x2	sp	stack pointer	-E
3	-	x3	gp	global pointer	-
4	-	x4	tp	thread pointer	-
5	-	x5	t0	temporary register 0	-R
6	-	x6	t1	temporary register 1	-R
7	-	x7	t2	temporary register 2	-R
8	0	x8	s0 / fp	saved register 0 / frame pointer	-E
9	1	x9	s1	saved register 1	-E
10	2	x10	a0	function argument 0 / return value 0	-R
11	3	x11	a1	function argument 1 / return value 1	-R
12	4	x12	a2	function argument 2	-R
13	5	x13	a3	function argument 3	-R
14	6	x14	a4	function argument 4	-R
15	7	x15	a5	function argument 5	-R
16	-	x16	a6	function argument 6	-R
17	-	x17	a7	function argument 7	-R
18	-	x18	s2	saved register 2	-E
19	-	x19	s3	saved register 3	-E
20	-	x20	s4	saved register 4	-E
21	-	x21	s5	saved register 5	-E
22	-	x22	s6	saved register 6	-E
23	-	x23	s7	saved register 7	-E
24	-	x24	s8	saved register 8	-E
25	-	x25	s9	saved register 9	-E
26	-	x26	s10	saved register 10	-E
27	-	x27	s11	saved register 11	-E
28	-	x28	t3	temporary register 3	-R
29	-	x29	t4	temporary register 4	-R
30	-	x30	t5	temporary register 5	-R
31	-	x31	t6	temporary register 6	-R

RV32IMAC

Instruction Set "Sliderule" Encoder

Designed to be printed on A3

Contributors: Simone Shawn Cazzaniga (magiwanders@github | www.magiwanders.com),

v0.0.3

		Type						31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Extension	Type	Description		Explanation		Assembly		instuction																		opcode																	
I	R	Add		rd = rs1 + rs2		add	rd, rs1, rs2	-	0	-	-	-	-	-	rs2				rs1				0	0	0	rd				0	1	1	0	0	1	1							
I	I	Add Immediate		rd = rs + imm		addi	rd, rs,	imm1				rs				0	0	0	rd				0	0	1	0	0	1	1														
A	R	Atomic Add		rd <- M[rs1] + rs2 ; rd -> M[rs1]		amoadd.w	rd, rs1, rs2	0	0	0	0	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic And		rd <- M[rs1] & rs2 ; rd -> M[rs1]		amoand.w	rd, rs1, rs2	0	1	1	0	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic Max		rd <- max(M[rs1], rs2) ; rd -> M[rs1]		amomax.w	rd, rs1, rs2	1	0	1	0	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic Min		rd <- min(M[rs1], rs2) ; rd -> M[rs1]		amomin.w	rd, rs1, rs2	1	0	0	0	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic Or		rd <- M[rs1] rs2 ; rd -> M[rs1]		amoor.w	rd, rs1, rs2	0	1	0	1	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic Swap		rd <- M[rs1] ; swap(rd, rs2) ; rd -> M[rs1]		amoswap.w	rd, rs1, rs2	0	0	0	0	1	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
A	R	Atomic Xor		rd <- M[rs1] ^ rs2 ; rd -> M[rs1]		amoxor.w	rd, rs1, rs2	0	0	1	0	0	aq	rl	rs2				rs1				0	1	0	rd				0	1	0	1	1	1	1							
I	R	And		rd = rs1 & rs2		and	rd, rs1, rs2	-	0	-	-	-	-	-	rs2				rs1				1	1	1	rd				0	1	1	0	0	1	1							
I	I	And Immediate		rd = rs1 & imm		andi	rd, rs1	m1	imm1								rs1				1	1	1	rd				0	0	1	0	0	1	1									
I	U	Add Upper Immediate to PC		rd = PC + imm << 12		auipc	rd,	imm1																		rd				0	0	1	0	1	1	1							
I	B	Branch if Equal		if rs1 == rs2: PC+=imm		beq	rs1, rs2	m2	imm2								rs2				rs1				0	0	0	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Zero		beq	rs, x0, imm	beqz	rs,	m2	imm2								0	0	0	0	0	rs				0	0	0	imm1				m1	imm2				imm1	0				
I	B	Branch if Greater or Equal		if (rs1 >= rs2) ^ (rs1[31] != rs2[31]): PC+=imm		bge	rs1, rs2	m2	imm2								rs2				rs1				1	0	1	imm1				m1	imm2				imm1	0					
I	B	Branch if Unsigned is Greater or Equal		if rs1 >= rs2: PC+=imm		bgeu	rs1, rs2	m2	imm2								rs2				rs1				1	1	1	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Zero or Greater		bge	rs, x0, imm	bgez	rs,	m2	imm2								0	0	0	0	0	rs1				1	0	1	imm1				m1	imm2				imm1	0				
PSEUDO	B	Branch if Greater		blt	rs2, rs1, imm	bgt	rs1, rs2,	m2	imm2								rs1				rs2				1	0	0	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Unsigned is Greater		bltu	rs2, rs1, imm	bgtu	rs1, rs2,	m2	imm2								rs1				rs2				1	1	0	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Greater Than Zero		blt	x0, rs, imm	bgtz	rs,	m2	imm2								0	0	0	0	0	rs				1	0	0	imm1				m1	imm2				imm1	0				
PSEUDO	B	Branch if Less or Equal		bge	rs2, rs1, imm	ble	rs1, rs2,	m2	imm2								rs1				rs2				1	0	1	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Unsigned is Less or Equal		bgeu	rs2, rs1, imm	bleu	rs1, rs2,	m2	imm2								rs1				rs2				1	1	1	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Zero or Less		bge	x0, rs, imm	blez	rs,	m2	imm2								rs				0	0	0	0	0	1	0	1	imm1				m1	imm2				imm1	0				
I	B	Branch if Less Than		if (rs1 < rs2) ^ (rs1[31] != rs2[31]): PC+=imm		blt	rs1, rs2	m2	imm2								rs2				rs1				1	0	0	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Less Than Zero		blt	rs, x0, imm	bltz	rs,	m2	imm2								0	0	0	0	0	rs				1	0	0	imm1				m1	imm2				imm1	0				
I	B	Branch if Unsigned is Less Than		if rs1 < rs2: PC+=imm		bltu	rs1, rs2	m2	imm2								rs2				rs1				1	1	0	imm1				m1	imm2				imm1	0					
I	B	Branch if Not Equal		if rs1 != rs2: PC+=imm		bne	rs1, rs2	m2	imm2								rs2				rs1				0	0	1	imm1				m1	imm2				imm1	0					
PSEUDO	B	Branch if Not Zero		bne	rs, x0, imm	bnez	rs,	m2	imm2								0	0	0	0	0	rs				0	0	1	imm1				m1	imm2				imm1	0				
C	CR	Compressed Add		add	rd, rd, rs	c.add	rd, rs																			1	0	0	1	rd != 0				rs != 0				1	0				
C	CI	Compressed Add Immediate		addi	rd, rd, nzimm	c.addi	rd	(sign extend) imm = nzimm																		0	0	0	m1	rd != 0				imm1				0	1				
C	CIW	Compressed Add imm*4 to SP		addi	rd', x2, 4*imm	c.addi4spn	rd'	4 * imm = nzuimm																		0	0	0	imm2	imm1				m2	m1	rd'				0	0		
C	CA	Compressed And		and	rd', rd', rs2'	c.and	rd,rs1																			1	0	0	0	1	1	rd'				1	1	rs2'				0	1
C	CB	Compressed And Immediate		andi	rd', rd', imm	c.andi	rd	imm																		1	0	0	m1	1	0	rd'				imm1				0	1		
C	CB	Compressed Branch if Equal to Zero		beq	rs1', x0, offset	c.beqz	rs1'	(msb extended) imm << 1 = offset																		1	1	0	m1	imm3	rs1'				imm2				imm1	m2	0	1	
C	CB	Compressed Branch if Not Equal to Zero		bne	rs1', x0, offset	c.bnez	rs1'	(msb extended) imm << 1 = offset																		1	1	1	m1	imm3	rs1'				imm2				imm1	m2	0	1	

RV32IMAC
Instruction Set "Sliderule" Encoder

v0.0.3

Type																																													
Extension	Type	Description	Explanation			Assembly			Instuction																																				
C	CR	Compressed Environment Break	Transfer Control back to Debug Environment			c.ebreak																			opcode				1	0															
C	CJ	Compressed Jump	j _{al}	x0, offset	PC += offset	c.j	offset																			1	0	0	1	- 0 -				- 0 -		1	0								
C	CJ	Compressed Jump and Link	j _{al}	x1, offset	rd = PC + 2 ; PC += offset	c.j _{al}	offset																			1	0	1	m1	m2	imm2	m3	m4	m5	imm1	m6	0	1							
C	CJ	Compressed Jump and Link	j _{al}	x1, offset	rd = PC + 2 ; PC += offset	c.j _{al}	offset																			0	0	1	m1	m2	imm2	m3	m4	m5	imm1	m6	0	1							
C	CR	Compressed Jump and Link Register	j _{alr}	x1, 0(rs1)	ra = PC + 2; PC = rs1	c.j _{alr}	rs1																			1	0	0	1	rs1 != 0				- 0 -		1	0								
C	CR	Compressed Jump Register	j _{alr}	x0, 0(rs1)	PC = rs1	c.j _r	rd,rs1																			1	0	0	0	rs1 != 0				- 0 -		1	0								
C	CI	Compressed Load Immediate	addi	rd, x0, imm	rd = imm	c.li	rd, imm		imm																	0	1	0	m1	rd != 0				imm1		0	1								
C	CI	Compressed Load Immediate	addi	rd, x0, imm	rd = imm	c.li	rd, imm		imm																	0	1	1	m1	rd != 0, 2				imm1		0	1								
C	CI	Compressed Load Upper Immediate	lui	rd, nzimm	rd = imm << 12 (zero extends)	c.lui	rd, imm		(msb extend) imm<<12 = nzimm																	- m1 -				imm		- 0 -													
C	CL	Load Word	lw	rd, offset(rs1')	rd' <- M[rs1' + offset]	c.lw	rd'	4 * imm = offset		(rs1')																	0	1	0	imm	rs1'		m2	m1	rd'	0	0								
C	CL	Load Word	lw	rd, offset(rs1')	rd' <- M[rs1' + offset]	c.lw	rd'	4 * imm = offset		(rs1')																	- 0 -				m1		imm	m2	- 0 -										
C	CI	Compressed Load Word from SP	lw	rd, offset(x2)	rd <- M[sp + offset]	c.lwsp	rd,		4 * imm = offset																	0	1	0	m1	rd		imm2		imm1	1	0									
C	CI	Compressed Load Word from SP	lw	rd, offset(x2)	rd <- M[sp + offset]	c.lwsp	rd,		4 * imm = offset																	- 0 -				imm		- 0 -													
C	CR	Compressed Move	add	rd, x0, rs	rd = rs	c.mv	rd,rs																			imm1				m1	imm2														
C	CI	Compressed No OPERATION		Literally do nothing.			c.nop																				rs != 0				1				0										
C	CA	Compressed Or	or	rd', rd', rs2'	rd' = rs2'	c.or	rd,rs1																			1	0	0	0	- 0 -				- 0 -		0	1								
C	CA	Compressed Or	or	rd', rd', rs2'	rd' = rs2'	c.or	rd,rs1																			1	0	0	0	1	1	rd'		1	0	rs2'	0	1							
C	CI	Compressed Shift Left Logical Immediate	slli	rd, rd, shamt	rd = rd <<0 shamt	c.slli	rd,		shamt																	0	0	0	0	rd != 0				imm		1	0								
C	CI	Compressed Shift Left Logical Immediate	slli	rd, rd, shamt	rd = rd <<0 shamt	c.slli	rd,		shamt																	- 0 -				0		imm													
C	CB	Compressed Shift Right Arithmetic Immediate	srai	rd', rd'. shamt	rd = rd (msb)>> shamt	c.srai	rd		shamt																	1	0	0	0	0	1	rd'		imm		0		1							
C	CB	Compressed Shift Right Arithmetic Immediate	srai	rd', rd'. shamt	rd = rd (msb)>> shamt	c.srai	rd		shamt																	- 0 -				0		imm													
C	CB	Compressed Shift Right Logical Immediate	srl	rd', rd'. shamt	rd = rd (zero)>> shamt	c.srl	rd		shamt																	1	0	0	0	0	0	rd'		imm		0		1							
C	CB	Compressed Shift Right Logical Immediate	srl	rd', rd'. shamt	rd = rd (zero)>> shamt	c.srl	rd		shamt																	- 0 -				0		imm													
C	CA	Compressed Subtract	sub	rd', rd', rs2'	rd' -= rs2'	c.sub	rd,rs1																			1	0	0	0	1	1	rd'		0	0	rs2'	0	1							
C	CSS	Compressed Store Word	sw	rs1', offset(rs2')	rs2' -> M[rs1' + offset]	c.sw	rs1',	4 * imm = offset		(rs2')																	1	1	0	imm1	rs1'		m2	m1	rs2'	0	0								
C	CSS	Compressed Store Word	sw	rs1', offset(rs2')	rs2' -> M[rs1' + offset]	c.sw	rs1',	4 * imm = offset		(rs2')																	- 0 -				m1		imm1	m2	- 0 -										
C	CSS	Compressed Store Word to SP	sw	rd, offset(x2)	rs2' -> M[sp + offset]	c.swsp	rd,		4 * imm = offset																	1	1	0	imm2	imm1	rd		1		0										
C	CSS	Compressed Store Word to SP	sw	rd, offset(x2)	rs2' -> M[sp + offset]	c.swsp	rd,		4 * imm = offset																	- 0 -				imm		- 0 -													
C	CA	Compressed Xor	xor	rd', rd', rs2'	rd' ^= rs2'	c.xor	rd,rs1																			imm1				imm2	0				1										
C	CA	Compressed Xor	xor	rd', rd', rs2'	rd' ^= rs2'	c.xor	rd,rs1																			1	0	0	0	1	1	rd'		0	1	rs2'	0	1							
PSEUDO (multiple)	/	Call Far-Away Subroutine	aui _p c	x1, imm[31:12]			call	imm			imm[31:12]																imm[11:0]				0	0	0	0	1	0	0	1	0	1	1	1			
PSEUDO (multiple)	/	Call Far-Away Subroutine	aui _p c	x1, imm[31:12]			call	imm			imm[31:12]																imm[11:0]				0	0	0	0	1	0	0	1	0	1	1	1			
M	R	Divide	j _{alr}	x1, x1, imm[11:0]			div	rd, rs1, rs2			imm[11:0]																0	0	0	0	1	rs2		rs1	1	0	0	rd	0	1	1	0	0	1	1
M	R	Divide Unsigned		rd = rs1 / (unsigned) rs2			divu	rd, rs1, rs2			- - - - - 1																rs2	rs1	1	0	1	rd		0		1	1	0	0	1	1				
I	I	Environment Break		Transfer Control back to Debug Environment			ebreak				- - - - - - - - - 1																rs1	0	0	0	rd		1		1	1	0	0	1	1					
I	I	Environment Call		Transfer Control to Execution Environment			ecall				- - - - - - - - - 0																rs1	0	0	0	rd		1		1	1	0	0	1	1					
PSEUDO	J	Jump	j _{al}	x0, imm			j	imm			m2																imm2	m1	imm1	0	0	0	0	0	1	1	0	1	1	1	1				
PSEUDO	J	Jump	j _{al}	x0, imm			j	imm			m2																imm2	m1	imm1	m1	rd	imm2	1	1	0	1	1	1	1	1					
I	J	Jump and Link		rd = PC + 4 ; PC += imm			j _{al}	rd,		imm	m2																imm2	m1	imm1	m1	rd	imm2	1	1	0	1	1	1	1	1					
PSEUDO	J	Jump and Link	j _{al}	x1, imm			j _{al}	imm			m2																imm2	m1	imm1	0	0	0	0	1	1	1	0	1	1	1	1				
PSEUDO	J	Jump and Link	j _{al}	x1, imm			j _{al}	imm			m2																imm2	m1	imm1	m1	rd	imm2	1	1	0	1	1	1	1	1					
I	I	Jump and Link Register	j _{alr}	rd = PC + 4 ; PC = rs1 + imm			j _{alr}	rd, rs1,		imm	m																imm1	rs1	0	0	0	rd		1		1	0	0	1	1	1				
PSEUDO	I	Jump and Link Register	j _{alr}	x1, rs, 0			j _{alr}	rs			- 0 -																rs	0	0	0	0	0	0	1	1	1	0	0	1	1	1				
PSEUDO	I	Jump Register	j _{alr}	x0, rs, 0			j _r	rs			- 0 -																rs	0	0	0	0	0	0	0	1	1	0	0	1	1	1				
PSEUDO (multiple)	/	Load Address	aui _p c	rd, imm[31:12]			la	rd, imm			imm[31:12]																imm[11:0]				rd	0	0	0	rd		0		0	1	0	1	1		
PSEUDO (multiple)	/	Load Address	aui _p c	rd, imm[31:12]			la	rd, imm			imm[31:12]																imm[11:0]				rd	0	0	0	rd		0		0	1	0	1	1		
I	I	Load Byte	addi	rd, rd, imm[11:0]							imm[11:0]																rd	0	0	0	rd		0		0	0	0	1	1	1	1				
I	I	Load Byte	addi	rd, rd, imm[11:0]							imm[11:0]																rd	0	0	0	rd		0		0	0	0	1	1	1	1				
I	I	Load Byte	addi	rd, rd, imm[11:0]							imm[11:0]																rd	0	0	0	rd		0		0	0	0	1	1	1	1				
PSEUDO (multiple)	/	Load Global Byte (imm more than 12bit)	aui _p c	rd, imm[31:12]			lb	rd,		imm	(rs)	m1																imm1	rs1	0	0	0	- m1 -				imm1								
PSEUDO (multiple)	/	Load Global Byte (imm more than 12bit)	aui _p c	rd, imm[31:12]			lb	rd, imm		imm[31:12]																imm[11:0]				rs1	0	0	0	rd		0		0	1	0	1	1	1		
I	I	Load Unsigned Byte	lb	rd, imm[11:0](rd)							imm[11:0]																rs1	0	0	0	rd		0		0	0	0	1	1	1	1				
I	I	Load Unsigned Byte	lb	rd, imm[11:0](rd)							imm[11:0]																rs1	1	0	0	rd		0		0	0	0	1	1	1	1				
I	I	Load Half Word		rd[7:0] <- M[rs+imm][7:0]			lbu	rd,	imm		(rs)	m1																imm1	rs1	0	0	0	- m1 -				imm1								
I	I	Load Half Word		rd[7:0] <- M[rs+imm][7:0]			lbu	rd,	imm		(rs)	m1																imm1	rs1	1	0	0	rd		0		0	0	0	1	1	1			
I	I	Load Half Word		rd[7:0] <- M[rs+imm][7:0]			lbu	rd,	imm		(rs)	m1																imm1	rs1	0	0	1	rd		0		0	0	0	1	1	1			
I	I	Load Half Word		rd[7:0] <- M[rs+imm][7:0]			lbu	rd,	imm		(rs)	m1																imm1	rs1	0	0	1	rd		0		0	0	0	1	1	1			
PSEUDO (multiple)	/	Load Global Half Word (imm more than 12bit)	aui _p c	rd, imm[31:12]			lh	rd, imm			imm[31:12]																imm[11:0]				rs1	0	0	1	rd		0		0	1	0	1	1	1	
PSEUDO (multiple)	/	Load Global Half Word (imm more than 12bit)	aui _p c	rd, imm[31:12]			lh	rd, imm			imm[31:12]																imm[11:0]				rs1	0	0	1	rd		0		0	0	0	1	1	1	

RV32IMAC
Instruction Set "Sliderule" Encoder

Designed to be printed on A3

Contributors: Simone Shawn Cazzaniga (magiwanders@github | www.magiwanders.com),

v0.0.3

		Type																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
--	--	------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Instruction Set "Sliderule" Decoder

Designed to be printed on A3	Contributors: Simone Shawn Cazzaniga (magiwanders@github www.magiwanders.com),	v0.1.6
------------------------------	--	--------

[illegible]

RV32IMAC

Instruction Set "Sliderule" Decoder

Contributors: Simone Shawn Cazzaniga (magiwanders@github | www.magiwanders.com).

v0.1.6

Designed to be printed on A3

Contributors: Simone Shaw Cazzaniga (magiawanders@github | www.magiawanders.com)

v0.1.6

Bitwise Breakdown - inst[31:0]																															Meaning																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
																															Mnemonics		Half-word		Description																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
																															Load	Unsigned		Half-word	Imm																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		

This sliderule is and should remain open source, and thus comes with **ABSOLUTELY NO WARRANTY**, to the extent permitted by applicable law.