

Outline

- Big picture: perf record
- RISC-V perf
 - Current status, and
 - ◆ Its weaknesses
 - Solutions in AndeStar™ V5 series
- **■** Future work







Sampling a Program Using Perf

Samples:	969	of event 'cycles:u	', Event count (approx.): 96
		mand Shared Object	
11.46%	ls	ls	[.] 0x00000000000090bd
5.99%	ls	ls	[.] 0x00000000000090b2
5.47%	ls	libc-2.28.so	[.] strlen avx2
		libc-2.28.so	
2.89%	ls	libc-2.28.so	[.] TO file xsputn@@GL
2.79%	ls	ls	[.] $0 \times 0000000000000679b$
2.58%	ls	ls	[.] 0x000000000006790
2.06%	ls	ls	[.] 0x0000000000008da9
1.86%	ls	libc-2.28.so	[.] int malloc
1.75%	ls	libc-2.28.so	[.] strcoll l
1.55%	ls	libc-2.28.so	[.] malloc
1.55%	ls	libc-2.28.so	[.] malloc consolidate
1.55%	ls	ls	
1.44%	ls	ls	[.] 0x00000000000090f5
1.14%	ls	libc-2.28.so	[.] memmove avx unali
1.14%	ls	libc-2.28.so	
1.03%	ls	ls	$[.] \overline{0} \times 00\overline{0}000000001286f$
0 83%	1 s	1ihc-2 28 so	[] IN file writeamGl⊺





Life Cycle of Sampling

```
Initialization:
    pmc = MAX - 1000000
                                perf_irq: // when $pmc overflows
                                    stop $pmc
                                    sampling/recording
                                    pmc = MAX - 1000000
                                    start $pmc
Main loop: // pure HW things
    while running
        increase $pmc by
                                              Interrupt !!!
          #cycles in user space
    endwhile
```



Current State of RISC-V Perf



- Upstream since April 2018
 - Which should be able to run on all RISC-V systems
- Supports common counters (cycle & instret) only
 - Counting (using perf stat) is OK, but
 - Sampling is not possible due to following reasons


■Weaknesses

- No writable counters in S-mode
- Always-free-running counters
- No mode selections
- No counter-triggered interrupts





No Writable Counters in S-mode





Always-free-running Counters

```
stop $pmc
                                start $pmc
while running
                                          Interrupt !!!
    increase $pmc by
      #cycles in user space
endwhile
```



No Mode Selections

```
Interrupt !!!
    increase $pmc by
      #cycles in user space
endwhile
```



No Counter-triggered Interrupts

```
while running
      #cycles in user space
endwhile
```



No sampling in RISC-V Perf!

```
$pmc = MAX - 10000000
                                stop $pmc
                                pmc = MAX - 1000000 - pmc
                                start $pmc
while running
    increase $pmc by
      #cycles in user space
endwhile
```



AndeStar™ V5 Solutions

■ AndeStar™ PMU

Solves them all

■ Writable counters in S-mode

- Counters are read-only shadows in S-mode
 - ◆ They can be written through SBI calls to M-mode, but
 - ◆ The performance penalty is huge
- We introduce counterwen CSRs
- Let counters be writable in S-mode instead of just shadows

■ Pausing/resuming Counters

- We proposed mcounterinhibit CSR
- Already accepted in the privileged spec since Nov. 2018





AndeStar™ V5 Solutions (Cont.)

- **■** Mode selections
 - We introduce **countermask_[u|k|m]** CSRs
 - Mode-aware counting/sampling
- **Interrupts from counter overflows**
 - Introduce counterinen and counterovf CSRs

- Now perf sampling just works!
 - For RV64-UP targets for now





Future Work



We are preparing for this!

■We need more tests

- All configurations
- Working with distributions (e.g. Fedora has perf package)

■Support more features of perf

With libraries, other kernel features





