

Verilog Code Count™ Counting Standard

University of Southern California

Center for Systems and Software Engineering

December , 2016

Revision Sheet

Date	Version	Revision Description	Author
7/15/2016	1.0	Original Release	Derek Lengenfelder
8/13/2016	1.1	Updated tables and appendix	Matthew Swartz
Date	Version No.	Click here to Description.	Name

Table of Contents

No.		Page No.	
1.0	Definitions		4
	1.1	SLOC	4
	1.2	Physical SLOC	4
	1.3	Logical SLOC	4
	1.4	Data declaration line	4
	1.5	Compiler directive	4
	1.6	Blank line	4
	1.7	Comment line	4
	1.8	Executable line of code	5
2.0	Checklist for source statement counts		6
3.0	Examples o	of logical SLOC counting	7
	3.1	Executable Lines	7
		3.1.1 <u>Assignment Statements</u>	7
		3.1.2 <u>Block Statements</u>	7
	3.2	<u>Declaration lines</u>	10
	3.3	Compiler directives	11
4.0	Complexity		12

1. Definitions

- SLOC Source Lines of Code is a unit used to measure the size of software program. SLOC counts the 1.1. program source code based on a certain set of rules. SLOC is a key input for estimating project effort and is also used to calculate productivity and other measurements.
- 1.2. Physical SLOC – One physical SLOC is corresponding to one line starting with the first character and ending by a carriage return or an end-of-file marker of the same line, and which excludes the blank and comment line.
- 1.3. Logical SLOC – Lines of code intended to measure "statements", which normally terminate by a semicolon (C/C++, Java, C#) or a carriage return (VB, Assembly), etc. Logical SLOC are not sensitive to format and style conventions, but they are language-dependent.
- 1.4. Data declaration line or data line - A line that contains declaration of data and used by an assembler or compiler to interpret other elements of the program.

The following table lists the Verilog keywords that denote data declaration lines:

event	function	genvar	inout	input	integer
localparam	output	parameter	reg	specparam	supply0
supply1	task	time	tri	tri0	tri1
triand	trior	trireg	wand	wire	wor
bit	byte	shortint	int	longint	logic

Table 1 Verilog Data Keywords

1.5. Compiler Directives - A statement that tells the compiler how to compile a program, but not what to compile.

The following table lists the Verilog keywords that denote data declaration lines:

`define	`include	`ifdef	`else
`endif	`timescale		

Table 2 Verilog Compiler Directive

- 1.6. Blank Line – A physical line of code, which contains any number of white space characters (spaces, tabs, form feed, carriage return, line feed, or their derivatives).
- Comment Line A comment is defined as a string of zero or more characters that follow language-specific 1.7. comment delimiter. Verilog comment delimiters are "//" and "/*...*/". A whole comment line may span one

line and does not contain any compilable source code. An embedded comment can co-exist with compilable source code on the same physical line. Banners and empty comments are treated as types of comments.

- 1.8. **Executable Line of code** A line that contains software instruction executed during runtime and on which a breakpoint can be set in a debugging tool. An instruction can be stated in a simple or compound form.
 - An executable line of code may contain the following program control statements:
 - Selection statements (if, ? operator, switch)
 - Iteration statements (for, while, do-while)
 - Empty statements(one or more ";")
 - Jump statements (return, goto, break, continue, exit function)
 - Expression statements (function calls, assignment statements, operations, etc.)
 - Block statements

An executable line of code may not contain the following statements:

- Compiler directives
- Data declaration (data) lines
- Whole line comments, including empty comments and banners
- Blank lines

Checklist for source statement counts 2.

PHYSICAL SLOC COUNTING RULES				
MEASUREMENT UNIT	ORDER OF PRECEDENCE	PHYSICAL SLOC	COMMENTS	
Executable lines	1	One per line	Defined in 1.8	
Non-executable lines				
Declaration (Data) lines	2	One per line	Defined in 1.4	
Compiler directives	3	One per line	Defined in 1.5	
Comments			Defined in 1.7	
On their own lines	4	Not included (NI)		
Embedded	5	NI		
Banners	6	NI		
Empty comments	7	NI		
Blank lines	8	NI	Defined in 1.6	

LOGICAL SLOC COUNTING RULES				
NO.	STRUCTURE	ORDER OF PRECEDENCE	LOGICAL SLOC RULES	COMMENTS
R01	Module/Function/Task Declarations	1	Count once during definition	Declare then assignment statements are counted as declaration statements
R02	Assignment Statements	2	Count once	
R03	Block Statements	3	Count once	
R04	Statements ending by a semicolon	4	Count once per statement, including empty statements	
R05	Compiler Directive	5	Count once per directive	

3. Examples

EXECUTABLE LINES					
ASSIGNMENT Statement					
EAS1 - assignment statement					
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT			
assign wire_variable = expression;	module and(a,b,y);	1			
	l	0			
	input a,b;	1			
	output w	0			
	output y;				
	asssign y = a & b;				
		0			
	endmodule	0			
	Decou Statement				
	<u>Вьоск</u> Statement				
EBS1 – always statement					
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT			
always @(event_1 or event_2 or	module ao2_gate(0			
)	input a, b, c, d,	0			
begin	output logic y);	1			
statements		0			
end	logic tmp1, tmp2;	1			
		0			
	always @(a,b,c,d) begin	0			
	tmp1 = a & b;	1			
	tmp2 = c & d;	1			
	y = tmp1 tmp2;	1			
	end	0			
	endmodule	0			
EBS2 – initial statement					
EBS2 – initial statement					

initial beginstatements end	module initial_example(); reg clk,reset,enable,data; initial begin clk = 0; reset = 0; enable = 0; data = 0; end	1 1 0 0 1 1 1 1
	endmodule	0
EBS3 – ifelse statement		
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
if (<expression>) beginstatements end else if (<expression>) beginstatements endmore else if blocks else beginstatements end else beginstatements end</expression></expression>	<pre>if (alu_func == 2'b00) aluout = a + b; else if (alu_func == 2'b01) aluout = a - b; else if (alu_func == 2'b10) aluout = a &b else aluout = a b; if (a == b) begin x = 1; ot = 4'b1111; end</pre>	1 1 1 1 1 1 0 1 0 1 0 1 0
EBS4 – case statement		
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT

case (<expression>)</expression>	case (state)	1	
case choice1:	state0: begin	1	
_	_		
begin	if (start) nxt_st = state1;	2	
statements	else nxt_st = state0;	1	
end	end	0	
case_choice2:	state1: begin	1	
begin	nxt_st = state2;	1	
statements	end	0	
end	state2: begin	1	
more case choices blocks	if (skip3) nxt_st = state0;	1	
default:	else nxt_st = state3;	1	
begin	end	0	
statements	state3: begin	1	
end	if (wait3) nxt_st = state3;	1	
endcase	else nst_st = state0;	1	
	end	0	
	default: nxt_st = state0;	1	
	endcase	0	
EBS5 – while statement			

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
while (<expression>)</expression>	while (!overflow) begin	1
begin	@(posedge clk)	1
statements	a = a + 1;	1
end	end	0

EBS6 – repeat, forever statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
repeat (<range>) begin</range>	repeat (8) begin	1
<statements></statements>	#1 temp = data[15];	1
end	data = data << 1;	1
	data[0] = temp;	1
forever (<range>) begin</range>	end	0
<statements></statements>		0
end	forever begin	1
	#5 clk = ! clk;	1
	end	0

EBS7 – for statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
for (<range>) begin</range>	for (i=0; i<256; i=i+1)	1
<statements></statements>	begin	0
end	\$display("%g %h",i,ram[i]);	1
	ram[i] <= 0;	1
	\$display("%g %h",i,ram[i]);	1

end	l ()
cha	9

DECLARATION OR DATA LINES

DDS1 – wire and supply statement

DDS1 – wire and supply statement						
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT				
wire [msb:lsb] wire_variable_list;	wire c; // simple wire	1				
	wand d;	1				
supply0 logic_0_wires;	assign d = a; // value of d is logical	1				
supply1 logic_1_wires;	assign d = b; // AND of a and b	1				
	// a cable (vector) of 10 wires	0				
	wire [9:0] A;	1				
		0				
	// equiv. to wire assigned 0	0				
	supply0 my_gnd;	1				
	supply1 a, b;	1				
DDS2 – reg statement						
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT				
reg [msb:lsb] reg_variable_list;	reg a; // single 1-bit register var	1				
	// 8-bit vector; a bank of 8	0				
	registers	1				
	reg [7:0] tom;	1				
	reg [5:0] b, c; // two 6-bit variables					
DDS3 – input/output statemen	t					
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT				
	component reg32 is	0				
<pre>component <component_name> [is] [generic (variable_declarations);] port (<input_and_output_var_decl.'s>); end component</input_and_output_var_decl.'s></component_name></pre>	generic (setup_time : time := 50	0				
	ps; pulse_width : time := 100 ps);	1				
	port (input : in	0				
	std_logic_vector(32 downto 0);	0				
	output: out std_logic_vector(31	0				
	downto 0);	0				
ן בווע נטוווטטוופוונ	1	۱ ۵				
	Load: in std_logic_vector;	0				
<component_name>;</component_name>	Clk: in std_logic_vector;	1				
	Clk: in std_logic_vector);	1				
	Clk: in std_logic_vector); end component reg32;	1				
<component_name>;</component_name>	Clk: in std_logic_vector); end component reg32;	1				
<pre><component_name>; DDS4 - simple data types, mod</component_name></pre>	Clk: in std_logic_vector); end component reg32; ule, function, task statement	1 0				

bit data_1bit;	1
byte data_8bit;	1
shortint data_16bit;	1
int data_32bit;	1
longint data_64bit;	1
integer data_integer;	1
	0
endmodule	0

COMPILER DIRECTIVES

CDL1 – directive type

GENERAL EXAMPLE	SPECIFIC EXAMPLE SLOC COUNT		
`timescale time_unit /	`timescale 1 ns/100ps	1	
time_precision	// time unit = 1ns; prec'n = 1/10ns;	0	
		0	
`define macro_name text_string	`define add_lsb a[7:0] + b[7:0]	1	
		0	
`include file_name	`include "dclr.v"	1	
		0	
`ifdef macro	`ifdef FIRST	1	
statements	\$display("First")	1	
`else	`else	1	
statements	`ifdef SECOND	1	
`endif	\$display("Second");	1	
	`else	1	
	\$display("Default");	1	
	`endif	1	
	`endif	1	

4. Complexity

Complexity measures the occurrences of different keywords in code baseline. Below table identifies the categories and their respective keywords that are counted as part of the complexity metrics.

Table 3 - Complexity Keywords List

		le 3 - Complexity		
Calculations	Conditionals	Logic	Pre-processor	Assignment
+	case	!	`define	=
-	if	~	`include	=>
*	else if	&	`ifdef	
/	else	1	`else	
%	for	٨	`endif	
	forever	~&	`timescale	
	repeat	~		
	while	~^		
		<<		
		>>		
		<		
		>		
		>=		
		<=		
		==		
		!=		
		===		
		۸~		
		&&		
		11		