

Faculty of Engineering & Technology Electrical & Computer Engineering Department

Advanced Digital Design ENCS3310 Asynchronous Circuits - Worksheet

Prepared by:

Maha Mali 1200746 Alaa Shaheen 1200049 Nirmeen Al-Shaikh 1200200


Instructor: Dr. Abdellatif Abu Issa

Section: 2

Date: 10/12/2022

Work in groups (up to 3 students) to answer the following questions. Submission Deadline is Thursday 13/10/2022 till midnight (No late Submission is accepted). Expected time to finish the worksheet is 60 minutes. Only one student in the group to submit the solution (but should write all the names and IDs in the message body and in the attachment)

- 1) An OR-AND 2-level implementation circuit for $F(a,b,c) = (a+b) \cdot (a'+c')$
 - i) Determine if this circuit suffers from Hazard? and at which values?
 - ii) Draw the Hazard Free OR-AND 2-level implementation.



2) Show the primitive flow table of a positive edge T-FF (T Flip Flop).

5	tate	T	eik	a	Stable	coment (After)
	a	0	0	0	-	cze
	Ь	0	D			daf
	C	0	- 1	6	-	239
	4	0	1	1		boh
	e	-	0	6	-	das ang
	F		1 0			bsh
	9	1	1	0	1	dof
-	h /		1 1		1	1 coe
				-1		30
					Harry	
	00	0	1	11	10	
a	(a)	o e	9	-9-	2,-	
b	(b)		do-		-9-	
C	an		0,0		-9-	
4	b,					
e	as.		-9-		(90	
\$			-9-		6)	
1	b, -	1				
9		(9	-	900	2,-	
hL	-9-	do-	-	(B) 1	-9.	-
2		-				
The state						
			-	10000		
					3342	
	-					
					12/2010	

3) Given the following notes about an asynchronous circuit. Go through Design Procedure process to implement the circuit using SR latch(es).

Stable	Inputs		output	Notes	
State	x1	x2	Q	Notes	
a	1	1	1	After c	
b	0	1	0	After e	
С	0	1	1	After a, f	
d	1	0	0	After a, e, f	
e	1	1	0	After b, d	
f	0	0	1	After b , c, d	

